- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98026 > MN89306 (PANASONIC CORP) 800 X 600 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PQFP128 PDF資料下載
參數(shù)資料
| 型號(hào)： | MN89306 |
| 廠商： | PANASONIC CORP |
| 元件分類： | 顯示控制器 |
| 英文描述： | 800 X 600 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PQFP128 |
| 封裝： | 18 X 18 MM, PLASTIC, LQFP-128 |
| 文件頁(yè)數(shù)： | 3/47頁(yè) |
| 文件大?。?/td> | 487K |
| 代理商： | MN89306 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)
LSIs for Display
MN89306
11
s Pin Descriptions (continued)
3) RISC CPU Related Pins
Pin Name
I/O
Level
Function
CCLK
I
5 V TTL
CPU clock
CPU bus synchronization clock. A clock frequency of up to 33 MHz can be supported.
CS
#
I
5 V TTL
Chip select
The MN89306 will only accept access operations when CS# is low.
RD
#
I
5 V TTL
Read
Reads out MN89306 I/O registers or memory. This line is always used for word
access.
WE0
#
I
5 V TTL
Write low byte
Write signal for the CPU data bus low order byte, bits [7:0]. The MN89306 can be
set to operate as either a big endian or a little endian machine.
WE1
#
I
5 V TTL
Write high byte
Write signal for the CPU data bus high order byte, bits [15:8]. The MN89306 can
be set to operate as either a big endian or a little endian machine.
A[25 : 1]
I
5 V TTL
Address
CPU address lines.
D[15 : 0]
I/O
5 V TTL
Data
CPU data bus. The MN89306 can be set to operate as either a big endian or a little
endian machine.
RDY
#
O
5 V TTL
Ready/Wait
WAIT
#
The functions of this signal differs depending on the type of CPU selected.
RDY# control when MA[2:0]
= 101.
Reports to the CPU that processing has completed. This pin outputs a high level
when a wait is required to access the MN89306. When processing completes, the
MN89306 announces that fact by outputting a low level for 1 CCLK cycle.
Then, after outputting a high level for 1 CCLK cycle, it sets the output to the high-
impedance state.
WAIR# control when MA[2:0]
= 110.
Issues a wait request to the CPU. This pin outputs a low level only for the time
that the CPU must wait to access the MN89306. When processing completes, the
MN89306 informs the CPU that processing has completed by outputting a high
level for 1 CCLK cycle. Then, the output is set to the high-impedance state.
An external pull-up resistor is required, whichever function is used. Determine
the value of the pull-up resistor based on the range of the current capacities of this
pin and the other chips that share this pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MP1322-017LF | 50 V, SILICON, PIN DIODE |
| MP4212 | 5 A, 60 V, 0.32 ohm, 2 CHANNEL, N AND P-CHANNEL, Si, POWER, MOSFET |
| MP4212 | 5 A, 60 V, 0.32 ohm, 4 CHANNEL, N AND P-CHANNEL, Si, POWER, MOSFET |
| MP6404 | 5 A, 60 V, 0.32 ohm, 6 CHANNEL, N AND P-CHANNEL, Si, POWER, MOSFET |
| MP6404 | 5 A, 60 V, 0.32 ohm, 6 CHANNEL, N AND P-CHANNEL, Si, POWER, MOSFET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MN908 | 功能描述:消費(fèi)電池與相機(jī)電池 6V 13000mAh Lantern RoHS:否 制造商:FDK Batteries 電池大小:CR1/3N 輸出電壓:3 V 容量:160 mAh 化學(xué)性質(zhì):Lithium 端接類型:Pressure Contacts 可再充電/不可再充電:Non-Rechargeable |
| MN9100 | 制造商:Duracell 功能描述:BATTERY N 1.5V MN9100 |
| MN9100B2PK | 制造商:Duracell 功能描述:Battery, Long-Life Alkaline; Size N; 1.5 Volts, 700 mAh, Pack of 2 制造商:Duracell 功能描述:1.5 Volt Alkaline Battery 制造商:Duracell 功能描述:BATTERY, ALKALINE MANGANESE DIOXIDE, 1.5V, LR1; Battery Size Code:N; Battery Voltage:1.5V; Battery Technology:Alkaline Manganese Dioxide; Battery Terminals:Raised Positive and Flat Negative; External Diameter:12mm; Weight:9g |
| MN9153 | 制造商:PCTEL 功能描述:ANTENNA UNIT |
| MN9155 | 制造商:PCTEL 功能描述:ANTENNA UNIT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。