- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45316 > MD2533-D16G-X-P/Y (SANDISK CORP) FLASH MEMORY DRIVE CONTROLLER, PBGA115 PDF資料下載
參數(shù)資料
| 型號： | MD2533-D16G-X-P/Y |
| 廠商： | SANDISK CORP |
| 元件分類： | 存儲控制器/管理單元 |
| 英文描述： | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| 封裝： | 12 X 18 MM, 1.40 MM HEIGHT, FBGA-115 |
| 文件頁數(shù)： | 53/87頁 |
| 文件大?。?/td> | 1675K |
| 代理商： | MD2533-D16G-X-P/Y |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當(dāng)前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁
Rev. 1.2
Design Considerations
mDOC H3 EFD Featuring Embedded TrueFFS Data Sheet
57
92-DS-1205-10
2. Level DMARQ# output is asserted while the data is available for read, or data can be
accepted for write. The EDGE bit is set to 0 for this mode.
The following steps are required in order to initiate a DMA operation:
1. If the DMA controller supports an edge-sensitive DMARQ# signal, then initialize the DMA
controller to transfer 512 bytes (or your chosen data block size) upon each DMA request. If
the DMA controller supports a level-sensitive DMARQ# signal, then initialize the DMA
controller to transfer data continuously while DMARQ# is asserted.
2. Set in the DMA Control register values of EDGE bit, PULSE_WIDTH and DMA polarity
corresponding to settings of the host DMA controller. This can be done only once after
system power-up.
3. Enable DMA transfer with DMA_EN bit in the DMA control register.
4. If host DMA controller detects the de-assertion of the DMARQ# signal too late (and
attempts to transfer additional words as a result), then DMARQ# can be configured to be de-
asserted earlier by using the DMA Negation Register.
5. Program host DMA controller to transfer the same number of sectors as will be given in
following logical command.
6. Issue the DMA data-transfer read/write command with same number of sectors to transfer as
given in the previous step (prior to this, the device should be instructed to perform transfers
in DMA-mode).
Upon command completion IRQ# will be asserted (it is recommended to use IRQ# when
working with DMA). In case of a failure, less than expected amount of data could be transferred.
In commands that use DMA transfer, IRQ# is activated only at the completion of the whole
command; while in commands that do not use DMA transfer IRQ# is typically activated with
every data transfer.
Default setting of DMARQ# is level and active-low. It can be modified using the flHwConfig
DOC Driver API. For more information see the DOC Driver 1.0 Block Device (BD) Software
Developer Kit (SDK) Developer Guide..
9.8.2
Synchronous Burst Operation
In this mode the host reads full sections of 16-bit words synchronized to the CLK input.
Burst operation is controlled by 5 bit fields in each Burst Mode Control register (one for Burst
read and one for Burst write): BURST_EN, WAIT_STATE, LATENCY, HOLD and LENGTH.
For full details on this register, please refer to Section 7.
Burst Read / Write mode is enabled by setting the BURST_EN bit in each Burst Mode Control
register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MD2534-D1G-X-P | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| MD2533-D8G-X-P | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| SDED5-008G-NCY | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| MD80C154-12/883 | 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40 |
| MD80C154-16P883D | 8-BIT, 16 MHz, MICROCONTROLLER, CDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MD2533-D8G-X-P | 功能描述:IC MDOC H3 8GB FBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁面:1445 (CN2011-ZH PDF) |
| MD2533-D8G-X-P/Y | 功能描述:IC MDOC H3 8GB FBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁面:1445 (CN2011-ZH PDF) |
| MD2534-D1G-X-P | 功能描述:IC MDOC H3 1GB FBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁面:1445 (CN2011-ZH PDF) |
| MD2534-D1G-X-P/Y | 功能描述:IC MDOC H3 1GB 115-BGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁面:1445 (CN2011-ZH PDF) |
| MD2534-D2G-X-P | 功能描述:IC MDOC H3 2GB FBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁面:1445 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。