- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45316 > MD2533-D16G-X-P/Y (SANDISK CORP) FLASH MEMORY DRIVE CONTROLLER, PBGA115 PDF資料下載
參數(shù)資料
| 型號(hào)： | MD2533-D16G-X-P/Y |
| 廠商： | SANDISK CORP |
| 元件分類： | 存儲(chǔ)控制器/管理單元 |
| 英文描述： | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| 封裝： | 12 X 18 MM, 1.40 MM HEIGHT, FBGA-115 |
| 文件頁(yè)數(shù)： | 51/87頁(yè) |
| 文件大小： | 1675K |
| 代理商： | MD2533-D16G-X-P/Y |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)當(dāng)前第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)
Rev. 1.2
Design Considerations
mDOC H3 EFD Featuring Embedded TrueFFS Data Sheet
55
92-DS-1205-10
9.6
Connecting Control Signals
9.6.1
Demux Interface
When using a demux NOR-like interface, connect the control signals as follows:
A[16:0] – Connect these signals to the host address signals (see Section 9.10 for
platform-related considerations). The A0 signal may be connected to either the host
CPU A0 signal or to VSS.
D[15:0] – Connect these signals to the host data signals (see Section 9.10 for
platform-related considerations).
OE# (Output Enable) and Write Enable (WE#) – Connect these signals to the host
RD# and WR# signals, respectively.
CE# (Chip Enable) – Connect this signal to the memory address decoder. Most
RISC/mobile processors include a programmable decoder to generate various Chip
Select (CS) outputs for different memory zones. These CS signals can be
programmed to support different wait states to accommodate mDOC H3 timing
specifications.
RSTIN# (Power-On Reset In) – Connect this signal to the host active-low Power-On
Reset signal.
ID0 (Chip Identification) – This signal must be connected to VSS if the host uses
only one mDOC H3. If more than one device is being used, refer to Section 9.9 for
more information on device cascading.
BUSY# (Busy) – This signal indicates when the device is ready for first access after
reset. It may be connected to an input port of the host, or alternatively it may be used
to hold the host in a wait-state condition. The later option is required for hosts that
boot from mDOC H3.
DMARQ# (DMA Request) – Output used to control multi-page DMA operations.
Connect this output to the DMA controller of the host platform.
IRQ# (Interrupt Request) – Connect this signal to the host interrupt.
Lock# (LOCK) – Connect to a logical 0 to prevent the usage of the protection key to
open a protected partition. Connect to logical 1 in order to enable usage of protection
keys.
CLK (Clock) – This input is used to support Burst operation when reading flash data.
Refer to Section 9.8 for further information on Burst operation.
9.6.2
Multiplexed Interface
mDOC H3 can use a multiplexed interface to connect to a multiplexed bus. In this configuration,
mDOC H3 AVD# signal is driven by the host's AVD# signal, and the D[15:0] balls, used for
both address inputs and data, are connected to the host AD[15:0] bus.
This mode is automatically entered when a falling edge is detected on AVD#. This edge must
occur after RSTIN# is negated and before OE# and CE# are both asserted; i.e., the first read
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MD2534-D1G-X-P | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| MD2533-D8G-X-P | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| SDED5-008G-NCY | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| MD80C154-12/883 | 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40 |
| MD80C154-16P883D | 8-BIT, 16 MHz, MICROCONTROLLER, CDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MD2533-D8G-X-P | 功能描述:IC MDOC H3 8GB FBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁(yè)面:1445 (CN2011-ZH PDF) |
| MD2533-D8G-X-P/Y | 功能描述:IC MDOC H3 8GB FBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁(yè)面:1445 (CN2011-ZH PDF) |
| MD2534-D1G-X-P | 功能描述:IC MDOC H3 1GB FBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁(yè)面:1445 (CN2011-ZH PDF) |
| MD2534-D1G-X-P/Y | 功能描述:IC MDOC H3 1GB 115-BGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁(yè)面:1445 (CN2011-ZH PDF) |
| MD2534-D2G-X-P | 功能描述:IC MDOC H3 2GB FBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁(yè)面:1445 (CN2011-ZH PDF) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。