- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98013 > MC92602ZTA (FREESCALE SEMICONDUCTOR INC) SPECIALTY MICROPROCESSOR CIRCUIT, PBGA196 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC92602ZTA |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA196 |
| 封裝： | 15 X 15 MM, 1.60 MM HEIGHT, 1 MM PITCH, MAPBGA-196 |
| 文件頁(yè)數(shù)： | 43/102頁(yè) |
| 文件大?。?/td> | 1581K |
| 代理商： | MC92602ZTA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)當(dāng)前第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)
MOTOROLA
Chapter 4. Rate Adaption of Packet Data Streams
4-3
Rate Adaption Method
proper running disparity as described above, two complete /C1/C2/ code group sets must
be added to the packet stream.
4.1.2
Idle Context
The idle context is when the transceivers are transmitting idle ordered sets when the link is
idle or during inter-packet gaps (IPG). An idle ordered set consists of two types of code
group pairs:
/I1/: /K28.5/D5.6
/I2/: /K28.5/D16.2
where /I1/ is a ‘correcting’ idle and /I2/ is a ‘preserving’ idle. However, there is a more
general definition of an idle ordered set, as any pair of code groups where the first code
group is a /K28.5/ followed by a /Dxx.x/ code group, where /Dxx.x/ is not /D21.5/ or /D2.2/.
The rules for the insertion of idle ordered sets into a packet stream dictate that the resulting
running disparity be negative after the idle code group is inserted. A correcting idle, /I1/,
toggles positive running disparity to negative; a preserving idle, /I2/, maintains negative
running disparity. These rules are in place, specifically to allow the addition or deletion of
preserving idle ordered sets by repeaters to accommodate retiming. Therefore, rate
adaption in the idle context is accomplished through the addition and deletion of preserving
idle ordered sets.
The MC92602, on detection of an imminent overflow, searches for and deletes an /I2/
ordered set, removing a total of two code groups from the packet stream. The packet stream
tolerates deletion of /I2/ as described above. Deleting /I2/ raises concerns about IPG
shrinkage. The IEEE Std 802.3 specification [5], Clause 4.4.2.4, requires the IPG on
transmit to be at least 12 code groups in duration, including the end of packet delimiter
(EPD). The received IPG is only required to be at least eight code groups in duration,
leaving four code groups available to remove per IPG.
NOTE
The MC92602 does not verify that the IPG meets minimum
length requirements after removal of the /I2/ code groups. It
assumes that the IPG is at least 12 code groups in length when
received.
On detection of an imminent underflow, the MC92602 searches for an /I2/ ordered set and
inserts an /I2/ adjacent to it into the packet stream, adding a total of two code groups. The
packet stream tolerates additional /I2/ ordered sets because maximum IPG length is not
limited.
Special consideration is given to IPG in the data context to accommodate Jumbo frames and
frame bursting. These are described in the following section.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC9S08AC16CFDE | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, BCC48 |
| MC9S08GW32CLH | MICROCONTROLLER, PQFP64 |
| MC9S08LL36 | 8-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP64 |
| MC9S08QE8CPG | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP16 |
| MC9S12DP512MPV | 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP112 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC92603VF | 功能描述:IC TXRX ETH QUAD GIG 256-MAPBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類(lèi)型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件 |
| MC92603VM | 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC92604VM | 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC92604ZT | 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類(lèi)型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件 |
| MC92610 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。