- 您現在的位置：買賣IC網 > PDF目錄45309 > MC8DE08GQAPR-MWA FLASH MEMORY DRIVE CONTROLLER, PBGA PDF資料下載
參數資料
| 型號： | MC8DE08GQAPR-MWA |
| 元件分類： | 存儲控制器/管理單元 |
| 英文描述： | FLASH MEMORY DRIVE CONTROLLER, PBGA |
| 封裝： | FBGA |
| 文件頁數： | 47/65頁 |
| 文件大?。?/td> | 799K |
| 代理商： | MC8DE08GQAPR-MWA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
NAND Flash-based Solid State Disk
51
Sep. 27. 2006
The DRDY bit shall be set to one by the device :
1) when the device is capable of accepting all commands for devices
When the DRDY bit is set to one :
1) the device shall accept and attempt to execute all implemented commands;
2) devices that implement the Power Management feature set shall maintain the DRDY bit set to one when they are in the Idle or
Standby modes.
5.14.6.3 Command dependent
The use of bits marked with # are command dependent. Bit 4 was formerly the DSC(Device Seek Complete) bit.
5.14.6.4 DRQ(Data request)
DRQ indicates that the device is ready to transfer a word of data between the host and the device. After the host has written the
Command Register the device shall either set the BSY bit to one or the DRQ bit to one, until command completion or the device has
performed a bus release for an overlapped command.
The DRQ bit shall be set to one by the device :
1) when BSY is set to one and data is ready for PIO transfer;
2) during the data transfer of DMA commands either the BSY bit, the DRQ bit, or both shall be set to one.
When the DRQ bit is set to one, the host may :
1) transfer data via PIO mode;
2) transfer data via DMA mode if DMARQ and DMACK- are asserted.
The DRQ bit shall be cleared to zero, the host may :
1) transfer data via DMA mode if DMARQ and DMACK- are asserted and BSY is set to one.
5.14.6.5 Obsolete bits
Some bits in this register were defined in previous ATA standards but have been declared obsolete in this spec
These bits are labeled "obsolete".
5.14.6.2 DRDY(Device ready)
相關PDF資料 |
PDF描述 |
|---|---|
| MCC3E0RX180WB0B | 180 MHz, RISC PROCESSOR, CBGA728 |
| MCCF68HC08LK60 | 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, UUC150 |
| MCW68HC08LK60 | 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, UUC150 |
| MCD214FU | 768 X 560 PIXELS CRT GRPH DSPL CTLR, PQFP160 |
| MCF5102PV20A | 32-BIT, 20 MHz, RISC PROCESSOR, PQFP144 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC8DE16G5APP-0XA00 | 制造商:Samsung Semiconductor 功能描述: |
| MC8F-1 | 制造商:SPC Multicomp 功能描述:TRANSFORMER VARIABLE 8A |
| MC8F-1 | 制造商:SPC Multicomp 功能描述:TRANSFORMER VARIABLE 8A |
| MC8M | 制造商:G & J HALL 功能描述:STEP DRILL MULTICUT 14-24MM X 2MM |
| MC8MD9P1B10M2RES | 制造商:SPC Multicomp 功能描述:SWITCH DPST OFF-MOM PCB 制造商:SPC Multicomp 功能描述:SWITCH, DPST, OFF-MOM, PCB 制造商:SPC Multicomp 功能描述:SWITCH, DPST, OFF-MOM, PCB; Contact Configuration:DPST; Switch Operation:Off-(On); Contact Voltage AC Nom:20V; IP Rating:(Not Available); Contact Voltage DC Nom:20V; Contact Current Max:400mA; Actuator Style:Round; Switch ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復。