- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45309 > MC8DE08GQAPR-MWA FLASH MEMORY DRIVE CONTROLLER, PBGA PDF資料下載
參數(shù)資料
| 型號： | MC8DE08GQAPR-MWA |
| 元件分類： | 存儲控制器/管理單元 |
| 英文描述： | FLASH MEMORY DRIVE CONTROLLER, PBGA |
| 封裝： | FBGA |
| 文件頁數(shù)： | 46/65頁 |
| 文件大?。?/td> | 799K |
| 代理商： | MC8DE08GQAPR-MWA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
NAND Flash-based Solid State Disk
50
Sep. 27. 2006
5.14.6.1 BSY(Busy)
BSY is set to one to indicate that device is busy. After the host has written the Command Register the device shall have either the
BSY bit set to one, or the DRQ bit set to one, until command completion or the device has performed a bus release for an overlapped
command.
The BSY bit shall be set to one by the device :
1) after either the negation of RESET- or the setting of the SRST bit to one in the Device Control Regitster;
2) after writing the Command Register if the DRQ bit is not set to one;
3) between blocks of a data transfer during PIO data-in commands before the DRQ bit is cleared to zero;
4) After the transfer of a data block during PIO data-out commands before the DRQ bit is cleared to zero;
5) during the data transfer of DMA commands either the BSY bit, the DRQ bit, or both shall be set to one;
NOTE:
The BSY bit may be set to one and then cleared to zero so quickly, that host detection of the BSY bit being set to one is not certain.
When BSY is set to one, the device has control of the Command Block Registers and;
1) a write to a Command Block Register by the host shall be ignored by the device except for writing DEVICE
RESET command;
2) a read from a Command Block register by the host will most likely yield invalid contents except for the BSY bit itself.
The BSY bit shall be cleared to zero by the device:
1)after setting DRQ to one to indicate is ready to transfer data;
2) at command completion;
3) upon releasing the bus for an overlapped command;
4) when the device is ready to accept commands that do not require DRDY during a power on, hardware or software reset.
When BSY is cleared to zero, the host has control of the Command Block registers, the device shall:
1) not set DRQ to one;
2) not change ERR bit;
3) not change the content of any other Command Block Register;
4) set the SERV bit to one when ready to continue an overlapped command that has been bus released.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCC3E0RX180WB0B | 180 MHz, RISC PROCESSOR, CBGA728 |
| MCCF68HC08LK60 | 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, UUC150 |
| MCW68HC08LK60 | 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, UUC150 |
| MCD214FU | 768 X 560 PIXELS CRT GRPH DSPL CTLR, PQFP160 |
| MCF5102PV20A | 32-BIT, 20 MHz, RISC PROCESSOR, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC8DE16G5APP-0XA00 | 制造商:Samsung Semiconductor 功能描述: |
| MC8F-1 | 制造商:SPC Multicomp 功能描述:TRANSFORMER VARIABLE 8A |
| MC8F-1 | 制造商:SPC Multicomp 功能描述:TRANSFORMER VARIABLE 8A |
| MC8M | 制造商:G & J HALL 功能描述:STEP DRILL MULTICUT 14-24MM X 2MM |
| MC8MD9P1B10M2RES | 制造商:SPC Multicomp 功能描述:SWITCH DPST OFF-MOM PCB 制造商:SPC Multicomp 功能描述:SWITCH, DPST, OFF-MOM, PCB 制造商:SPC Multicomp 功能描述:SWITCH, DPST, OFF-MOM, PCB; Contact Configuration:DPST; Switch Operation:Off-(On); Contact Voltage AC Nom:20V; IP Rating:(Not Available); Contact Voltage DC Nom:20V; Contact Current Max:400mA; Actuator Style:Round; Switch ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。