- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3796 > MC68HC705P6ACDW (Freescale Semiconductor)IC MCU 2.1MHZ 4.5K OTP 28-SOIC PDF資料下載
參數(shù)資料
| 型號： | MC68HC705P6ACDW |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 37/98頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 2.1MHZ 4.5K OTP 28-SOIC |
| 標(biāo)準(zhǔn)包裝： | 26 |
| 系列： | HC05 |
| 核心處理器： | HC05 |
| 芯體尺寸： | 8-位 |
| 速度： | 2.1MHz |
| 連通性： | SIO |
| 外圍設(shè)備： | POR，WDT |
| 輸入/輸出數(shù)： | 21 |
| 程序存儲器容量： | 4.5KB（4.5K x 8） |
| 程序存儲器類型： | OTP |
| RAM 容量： | 176 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 3 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 4x8b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
Serial Input/Output Port (SIOP)
MC68HC705P6A Advance Information Data Sheet, Rev. 2.1
42
Freescale Semiconductor
7.2 SIOP Signal Format
The SIOP subsystem is software configurable for master or slave operation. No external mode selection
inputs are available (for instance, slave select pin).
7.2.1 Serial Clock (SCK)
The state of the SCK output normally remains a logic 1 during idle periods between data transfers. The
first falling edge of SCK signals the beginning of a data transfer. At this time, the first bit of received data
may be presented at the SDI pin and the first bit of transmitted data is presented at the SDO pin (see
Figure 7-2). Data is captured at the SDI pin on the rising edge of SCK. The transfer is terminated upon
the eighth rising edge of SCK.
The master and slave modes of operation differ only by the sourcing of SCK. In master mode, SCK is
driven from an internal source within the MCU. In slave mode, SCK is driven from a source external to the
MCU. The SCK frequency is dependent upon the SPR0 and SPR1 bits located in the mask option
register. Refer to 11.2 Mask Option Register for a description of available SCK frequencies.
Figure 7-2. SIOP Timing Diagram
7.2.2 Serial Data Input (SDI)
The SDI pin becomes an input as soon as the SIOP subsystem is enabled. New data may be presented
to the SDI pin on the falling edge of SCK.However, valid data must be present at least 100 nanoseconds
before the rising edge of SCK and remain valid for 100 nanoseconds after the rising edge of SCK. See
7.2.3 Serial Data Output (SDO)
The SDO pin becomes an output as soon as the SIOP subsystem is enabled. Prior to enabling the SIOP,
PB5 can be initialized to determine the beginning state. While the SIOP is enabled, PB5 cannot be used
as a standard output since that pin is connected to the last stage of the SIOP serial shift register. Mask
option register bit LSBF permits data to be transmitted in either the MSB first format or the LSB first format.
Refer to 11.2 Mask Option Register for MOR LSBF programming information.
On the first falling edge of SCK, the first data bit will be shifted out to the SDO pin. The remaining data
bits will be shifted out to the SDO pin on subsequent falling edges of SCK. The SDO pin will present valid
data at least 100 nanoseconds before the rising edge of the SCK and remain valid for 100 nanoseconds
after the rising edge of SCK. See Figure 7-2.
SCK
SDO
SDI
100 ns
BIT 0
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
BIT 0
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C8051F336-GM | IC MCU 16K FLASH 20QFN |
| EHFWX2B | CONN EEE1394 FMAL T/H CROSS BLK |
| MC68HC705KJ1CDW | IC MCU 4MHZ 1.2K OTP 16-SOIC |
| MC68HC705J1ACP | IC MCU 4MHZ 1.2K OTP 20-DIP |
| LPC11U12FBD48/201, | IC MCU 32BIT 16K 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC705P6ACP | 功能描述:IC MCU 2.1MHZ 4.5K OTP 28-DIP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:HC05 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標(biāo)準(zhǔn)包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C，IrDA，LIN，SPI，UART/USART 外圍設(shè)備:DMA，PDR，POR，PVD，PWM，溫度傳感器，WDT 輸入/輸出數(shù):26 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN，36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND |
| MC68HC705P6ADW | 制造商:Rochester Electronics LLC 功能描述:MCU, 176 BYTES RAM, A/D - Bulk |
| MC68HC705P6AMDW | 功能描述:IC MCU 4.6K OTP 2.1MHZ 28-SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:HC05 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| MC68HC705P6AMP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC68HC705P6CDW | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。