- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11978 > MC68HC11F1CFN4R2 (Freescale Semiconductor)IC MCU 1K RAM 4MHZ 68-PLCC PDF資料下載
參數(shù)資料
| 型號： | MC68HC11F1CFN4R2 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 107/158頁 |
| 文件大小： | 0K |
| 描述： | IC MCU 1K RAM 4MHZ 68-PLCC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | HC11 |
| 核心處理器： | HC11 |
| 芯體尺寸： | 8-位 |
| 速度： | 4MHz |
| 連通性： | SCI，SPI |
| 外圍設(shè)備： | POR，WDT |
| 輸入/輸出數(shù)： | 30 |
| 程序存儲器類型： | ROMless |
| EEPROM 大小： | 512 x 8 |
| RAM 容量： | 1K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.75 V ~ 5.25 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x8b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 68-LCC（J 形引線） |
| 包裝： | 剪切帶 (CT) |
| 其它名稱： | MC68HC11F1CFN4RCT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁當(dāng)前第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁
OPERATING MODES AND ON-CHIP MEMORY
MC68HC11F1
4-14
TECHNICAL DATA
4.4 EEPROM and CONFIG Register
The 512-byte EEPROM array and the single-byte CONFIG register are implemented
with the same type of memory cells. The CONFIG register is a separate address lo-
cated within the register block rather than in the EEPROM array. Unlike other registers
within the register block, the CONFIG register can only be altered using the EEPROM
programming procedure.
4.4.1 EEPROM
The 512-byte on-board EEPROM is initially located from $FE00 to $FFFF after reset
in single-chip modes. It can be mapped to any other 4-Kbyte boundary by program-
ming bits EE[3:0] in the CONFIG register. The EEPROM is enabled by the EEON bit
in the CONFIG register. Programming and erasing is controlled by the PPROG regis-
ter.
Unlike information stored in ROM, data in the 512 bytes of EEPROM can be erased
and reprogrammed under software control. Because programming and erasing oper-
ations use an on-chip charge pump, a separate external power supply is not required.
Use of the block protect register (BPROT) prevents inadvertent writes to (or erases of)
blocks of EEPROM. The CSEL bit in the OPTION register selects an on-chip oscillator
clock for programming and erasing while operating at frequencies below 1 MHz.
4.4.1.1 EEPROM Programming
An exact register access sequence must be followed to allow successful programming
and erasure of the EEPROM. The following procedures for modifying the EEPROM
and CONFIG register detail the sequence. If an attempt is made to set both EELAT
and EEPGM bits in the same write cycle and this attempt occurs before the required
write cycle with the EELAT bit set, then neither bit is set. If a write to an EEPROM ad-
dress is performed while the EEPGM bit is set, the write is ignored, and the program-
ming operation in progress is not disturbed. If no EEPROM address is written between
the point at which EELAT is set and EEPGM is set, then no program or erase operation
occurs. These safeguards are included to prevent accidental EEPROM changes in
cases of program runaway. If the frequency of the E clock is 1 MHz or less, the CSEL
bit in the OPTION register must be set to select the internal RC clock.
When the EELAT bit in the PPROG register is cleared, the EEPROM can be read as
if it were a ROM. The block protect register has no effect during reads. During EE-
PROM programming, the ROW and BYTE bits of PPROG are not used.
Table 4-6 EEPROM Block Protection
Bit Name
Block Protected
Block Size
BPRT0
$xE00–$xE1F
32 Bytes
BPRT1
$xE20–$xE5F
64 Bytes
BPRT2
$xE60–$xEDF
128 Bytes
BPRT3
$xEE0–$xFFF
288 Bytes
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AR215A102K4R | CAP CER 1000PF 50V 10% RADIAL |
| AR201A102K4R | CAP CER 1000PF 100V 10% RADIAL |
| P30G472J1-F | CAP CER 4700PF 100V 5% AXIAL |
| 1828857-3 | KIT,LC LGTCRP+,JACK 50/125 |
| 1828857-2 | KIT,LC LGTCRP+,JACK 50/125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11F1CFN5 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller |
| MC68HC11F1CFU | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers |
| MC68HC11F1CFU1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers |
| MC68HC11F1CFU3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers |
| MC68HC11F1CFU4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。