- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45202 > MB9BF505RPMC 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP120 PDF資料下載
參數(shù)資料
| 型號： | MB9BF505RPMC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP120 |
| 封裝： | 16 X 16 MM, 1.70 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LQFP-120 |
| 文件頁數(shù)： | 6/120頁 |
| 文件大小： | 1277K |
| 代理商： | MB9BF505RPMC |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
103
8266D-MCU Wireless-06/12
ATmega128RFA1
9.12 Register Description
9.12.1 AES_CTRL – AES Control Register
Bit
7
6
5
4
3
2
1
0
NA ($13C)
AES_REQUEST
Res
AES_MODE
Res
AES_DIR AES_IM
Res1
Res0
AES_CTRL
Read/Write
RW
R
RW
R
RW
R
Initial Value
0
This register controls the operation of the security module. Do not access this register
during AES operation to read the AES core status. A read or write access to the register
stops the ongoing processing. To read the AES status use bit AES_DONE of register
AES_STATUS. Note that the AES_CTRL register is cleared when entering the radio
transceiver SLEEP state.
Bit 7 – AES_REQUEST - Request AES Operation.
A write access with AES_REQUEST = 1 initiates the AES operation.
Bit 6 – Res - Reserved Bit
This bit is reserved for future use. The result of a read access is undefined. The register
bit must always be written with the reset value.
Bit 5 – AES_MODE - Set AES Operation Mode
This register bit sets the AES operation mode (ECB/CBC Mode).
Table 9-28 AES_MODE Register Bits
Register Bits
Value
Description
0
AES Mode is ECB (Electronic Code Book).
AES_MODE
1
AES Mode is CBC (Cipher Block Chaining).
Bit 4 – Res - Reserved Bit
This bit is reserved for future use. The result of a read access is undefined. The register
bit must always be written with the reset value.
Bit 3 – AES_DIR - Set AES Operation Direction
This register bit sets the AES operation direction to either encryption or decryption.
Table 9-29 AES_DIR Register Bits
Register Bits
Value
Description
0
AES operation is encryption.
AES_DIR
1
AES operation is decryption.
Bit 2 – AES_IM - AES Interrupt Enable
This register bit is used to enable the AES interrupt.
Bit 1:0 – Res1:0 - Reserved Bit
These bits are reserved for future use. The result of a read access is undefined. The
register bits must always be written with the reset value.
相關PDF資料 |
PDF描述 |
|---|---|
| MB9BF516TBGL | 32-BIT, FLASH, RISC MICROCONTROLLER, PBGA192 |
| MB9BF517TPMC | 32-BIT, FLASH, RISC MICROCONTROLLER, PQFP176 |
| MB9BF517SPMC | 32-BIT, FLASH, RISC MICROCONTROLLER, PQFP144 |
| MB9BF518TPMC | 32-BIT, FLASH, RISC MICROCONTROLLER, PQFP176 |
| MB9BF516SPMC | 32-BIT, FLASH, RISC MICROCONTROLLER, PQFP144 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MB9BF506NABGL-GE1 | 制造商:FUJITSU 功能描述:MCU 32BIT CORTEX-M3 FM3 112BGA 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 112BGA, Controller Family/Series:ARM Cortex-M3, Core |
| MB9BF506NAPMC-G-JNE1 | 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:MCU 32BIT CORTEX-M3 FM3 100LQFP 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 100LQFP 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 100LQFP, Controller Family/Series:ARM Cortex-M3, Core Size:32bit, No. of I/O's:80, Supply Voltage Min:2.7V, Supply Voltage Max:5.5V, Digital IC Case Style:LQFP, No. of Pins:100, Program Memory Size:512KB, , RoHS Compliant: Yes |
| MB9BF506NBBGL-GE1 | 制造商:FUJITSU 功能描述: |
| MB9BF506NBPMC-G-JNE2 | 制造商:FUJITSU 功能描述: |
| MB9BF506NPMC-ESE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。