參數(shù)資料
型號: MB91101APF-G-JNE1
廠商: FUJITSU LTD
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 50 MHz, RISC MICROCONTROLLER, PQFP100
封裝: 14 X 20 MM, 3.35 MM HEIGHT, 0.65 MM PITCH, PLASTIC, QFP-100
文件頁數(shù): 91/100頁
文件大?。?/td> 2083K
代理商: MB91101APF-G-JNE1
MB91101 Series
90
DS07-16301-6E
(16) DMA Controller Timing
(VCC5 = 5.0 V
±10%, VSS = AVSS = 0.0 V, TA = –40°C to +70°C)
(VCC5 = VCC3 = 2.7 V to 3.6 V, VSS = AVSS = 0.0 V, TA = –40
°C to +70°C)
tCYC (a cycle time of peripheral system clock): Refer to “(2) Clock Output Timing.”
Parameter
Symbol
Pin name
Condition
Value
Unit Remarks
Min
Max
DREQ input pulse width tDRWH
DREQ0 to DREQ2
2
× tCYC
—ns
DACK delay time
(Normal bus)
(Normal DRAM)
tCLDL
CLK,
DACK0 to DACK2
—6
ns
tCLDH
CLK,
DACK0 to DACK2
—6
ns
EOP delay time
(Normal bus)
(Normal DRAM)
tCLEL
CLK,
EOP0 to EOP2
—6
ns
tCLEH
CLK,
EOP0 to EOP2
—6
ns
DACK delay time
(Single DRAM)
(Hyper DRAM)
tCHDL
CLK,
DACK0 to DACK2
—n/2
× tCYC
ns
tCHDH
CLK,
DACK0 to DACK2
—6
ns
EOP delay time
(Single DRAM)
(Hyper DRAM)
tCHEL
CLK,
EOP0 to EOP2
—n/2
× tCYC
ns
tCHEH
CLK,
EOP0 to EOP2
—6
ns
CLK
DREQ0 to DREQ2
VOH
VIH
VOL
VOH
DACK0 to DACK2
EOP0 to EOP2
(Normal bus)
(Normal DRAM)
DACK0 to DACK2
EOP0 to EOP2
(Single DRAM)
(Hyper DRAM)
tCYC
tDRWH
tCLDL
tCLEL
tCHDL
tCHEL
tCLDH
tCLEH
tCHDH
相關(guān)PDF資料
PDF描述
MB91106PFV-XXX 32-BIT, MROM, 50 MHz, RISC MICROCONTROLLER, PQFP100
MB91107APMC1 RISC MICROCONTROLLER, PQFP120
MB91107APFV RISC MICROCONTROLLER, PQFP120
MB911110PMT2 32-BIT, 50 MHz, RISC MICROCONTROLLER, PQFP144
MB91133PMC-XXX 32-BIT, MROM, 33 MHz, RISC MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB91101APFR-G-JNE1 制造商:FUJITSU 功能描述:
MB91101APFV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit RISC Microcontroller
MB91106 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit RISC Microcontroller
MB91106PF 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit RISC Microcontroller
MB91106PFV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit RISC Microcontroller