xiv
16.2 Configuration of the Multi-address I
2
C .............................................................................................. 404
16.3 Pins of the Multi-address I
2
C ............................................................................................................ 408
16.4 Registers of the Multi-address I
2
C .................................................................................................... 410
16.4.1 Multi-address I
2
C Bus Status Register (MBSR) ........................................................................... 412
16.4.2 Multi-address I
2
C Bus Control Register (MBCR) ......................................................................... 414
16.4.3 Multi-address I
2
C Clock Control Register (MCCR) ...................................................................... 417
16.4.4 Multi-address I
2
C Address Registers (MADR1 to 6) .................................................................... 419
16.4.5 Multi-address I
2
C Data Register (MDAR) .................................................................................... 420
16.4.6 Multi-address I
2
C Timeout Control Register (MTCR) .................................................................. 421
16.4.7 Multi-address I
2
C Timeout Status Register (MTSR) .................................................................... 423
16.4.8 Multi-address I
2
C Timeout Data Register (MTOD) ...................................................................... 425
16.4.9 Multi-address I
2
C Timeout Clock Register (MTOC) ..................................................................... 426
16.4.10 Multi-address I
2
C Master Timeout Register (MMTO) .................................................................. 427
16.4.11 Multi-address I
2
C Slave Timeout Register (MSTO) ..................................................................... 428
16.4.12 Multi-address I
2
C ALERT Register (MALR) ................................................................................. 429
16.5 Multi-address I
2
C Interrupts .............................................................................................................. 430
16.6 Operation of the Multi-address I
2
C ................................................................................................... 432
16.7 Notes on Using the Multi-address I
2
C ............................................................................................... 435
16.8 Operation of the Timeout Detection Function ................................................................................... 436
CHAPTER 17 BRIDGE CIRCUIT ..................................................................................... 441
17.1 Overview of the Bridge Circuit .......................................................................................................... 442
17.2 Configuration of the Bridge Circuit .................................................................................................... 443
17.3 Pins of the Bridge Circuit .................................................................................................................. 444
17.4 Registers of the Bridge Circuit .......................................................................................................... 447
17.4.1 Bridge Circuit Selection Register 1 ( BRSR1) .............................................................................. 448
17.4.2 Bridge Circuit Selection Register 2 (BRSR2) ............................................................................... 450
17.4.3 Bridge Circuit Selection Register 3 (BRSR3) ............................................................................... 452
CHAPTER 18 LCD CONTROLLER DRIVER ................................................................... 455
18.1 Overview of the LCD Controller Driver .............................................................................................. 456
18.2 Configuration of the LCD Controller Driver ....................................................................................... 457
18.2.1 Internal Dividing Resistors of the LCD Controller Driver .............................................................. 459
18.2.2 External Dividing Resistor of LCD Controller Driver .................................................................... 461
18.3 Pins of the LCD Controller Driver ...................................................................................................... 463
18.4 Registers of the LCD Controller Driver ............................................................................................. 465
18.4.1 LCDC Control Register 1 (LCR1) ................................................................................................. 466
18.4.2 LCDC Control Register 2 (LCR2) ................................................................................................. 469
18.4.3 LCDC Control Register 3 (LCR3) ................................................................................................. 471
18.4.4 LCDC Control Register 4 (LCR4) ................................................................................................. 473
18.5 LCD Display RAM in the LCD Controller Driver ................................................................................ 475
18.6 Operation of the LCD Controller Driver ............................................................................................. 477
18.6.1 Output Waveforms during LCD Controller Driver Operation (1/2 Duty) ....................................... 479
18.6.2 Output Waveforms During LCD Controller Driver Operation (1/3 Duty) ...................................... 482
18.6.3 Output Waveforms During LCD Controller Driver Operation (1/4 Duty) ...................................... 485
CHAPTER 19 WILD REGISTER FUNCTION ................................................................. 489
19.1 Overview of the Wild Register Function ............................................................................................ 490