xiii
13.4.6 Comparator Interrupt Control Register (CICR2) ........................................................................... 319
13.4.7 Comparator Status Register 3 (COSR3) ...................................................................................... 321
13.4.8 Comparator Status Register 4 (COSR4) ...................................................................................... 323
13.4.9 Comparator Input Allow Register (CIER) ...................................................................................... 325
13.5 Comparator Interrupts ........................................................................................................................ 327
13.6 Operation of the Parallel Discharge Control ...................................................................................... 329
13.7 Operation of the Sequential Discharge Control ................................................................................. 330
13.8 Sample Application ............................................................................................................................ 331
CHAPTER 14 UART/SIO .................................................................................................. 333
14.1 Overview of the UART/SIO .............................................................................................................. 334
14.2 Configuration of the UART/SIO ........................................................................................................ 335
14.3 Pins of the UART/SIO ........................................................................................................................ 337
14.4 Registers of the UART/SIO ................................................................................................................ 339
14.4.1 Serial Mode Control Register 1 (SMC1) ....................................................................................... 340
14.4.2 Serial Mode Control Register 2 (SMC2) ....................................................................................... 342
14.4.3 Baud Rate Generator Reload Register (SRC) .............................................................................. 344
14.4.4 Serial Status and Data Register (SSD) ........................................................................................ 345
14.4.5 Serial Input Data Register (SIDR) ................................................................................................ 347
14.4.6 Serial Output Data Register (SODR) ............................................................................................ 348
14.5 UART/SIO Interrupt .......................................................................................................................... 349
14.6 Operation of the UART/SIO .............................................................................................................. 350
14.7 Operation of the Operation Mode 0 ................................................................................................... 351
14.8 Operation of the Operation Mode 1 ................................................................................................... 356
CHAPTER 15 I
2
C .............................................................................................................. 363
15.1 Overview of the I
2
C ........................................................................................................................... 364
15.2 Configuration of the I
2
C ..................................................................................................................... 366
15.3 Pins of the I
2
C ................................................................................................................................... 370
15.4 Registers of the I
2
C ........................................................................................................................... 372
15.4.1 I
2
C Bus Status Register (IBSR) .................................................................................................... 374
15.4.2 I
2
C Bus Control Register (IBCR) .................................................................................................. 376
15.4.3 I
2
C Clock Control Register (ICCR) ............................................................................................... 379
15.4.4 I
2
C Address Register (IADR) ........................................................................................................ 381
15.4.5 I
2
C Data Register (IDAR) ............................................................................................................. 382
15.4.6 I
2
C Timeout Control Register (ITCR) ............................................................................................ 383
15.4.7 I
2
C Timeout Status Register (ITSR) ............................................................................................. 385
15.4.8 I
2
C Timeout Data Register (ITOD) ............................................................................................... 387
15.4.9 I
2
C Timeout Clock Register (ITOC) .............................................................................................. 388
15.4.10 I
2
C Master Timeout Register (IMTO) ............................................................................................ 389
15.4.11 I
2
C Slave Timeout Register (ISTO) .............................................................................................. 390
15.5 I
2
C Interrupts .................................................................................................................................... 391
15.6 Operation of the I
2
C ........................................................................................................................... 392
15.7 Notes on Using the I
2
C ...................................................................................................................... 395
15.8 Operation of the Timeout Detection Function .................................................................................... 396
CHAPTER 16 MULTI-ADDRESS I
2
C ............................................................................... 401
16.1 Overview of the Multi-address I
2
C ..................................................................................................... 402