106
CHAPTER 4 I/O PORT
4.4.2
Operation of Port 2
This section describes the operations of port 2.
I
Operation of Port 2
H
Operation as an output port
If "1" is set to the corresponding DDR2 register bit, the port becomes an output port.
The operation of the output transistor is allowed when port 2 operates as an output port and
data of the output latch is output to the pins.
If data is written into the PDR2 register, the data is retained on the output latch and then
output directly to the pins.
Pin values can be read by reading the PDR2 register.
H
Operation as an input port
If "0" is set to the corresponding DDR2 register bit, the port becomes an input port.
The output transistor is "OFF" and the pins are in high impedance when port 2 operates as
an input port.
If data is written into the PDR2 register, the data is retained on the output latch but is not
output to the pins.
Pin values can be read by reading the PDR2 register.
H
Operation during resource output
If the operation enable bit of a resource is set, the corresponding pin is made ready for
resource output.
Because the pin values can be read through the PDR2 register even when a resource is
allowed, output values of the resource can be read.
H
Operation during a reset
If CPU is reset, the value of the DDR2 register is initialized to "0". Thus, the output transistor
is turned "OFF" (input port) and the pins are put into high impedance.
The PDR2 register is not initialized by a reset. Thus, if port 2 is used as an output port, it is
necessary to set output data to the PDR2 register and then set output to the corresponding
DDR2 register.
H
Operation in stop mode and watch mode
If the pin state designate bit (STBC: SPL) of the standby control register is set to "1" when a
transition to the stop mode or watch mode occurs, prohibition of the port input is forced
regardless of the value of the DDR2 register and the pins are put into high impedance. The
input is fixed to prevent leakage due to input opening.