參數(shù)資料
型號: MB86960APF-G
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝: PLASTIC, QFP-100
文件頁數(shù): 42/66頁
文件大?。?/td> 376K
代理商: MB86960APF-G
MB86960
47
t1
t3
t2
t5
t4
t6
t7
DREQ
DACK
RD or WE
RDY
EOP
Figure 18. Single-Cycle DMA Timing
TRISTATE
Table 23. Single-Cycle DMA Timing
Symbol
Parameter Description
Min.
Max.
Units
t1
DACK low to DREQ low
0
21
ns
t2
DACK high to DREQ high
0
19
ns
t3
DACK low to RD or WE low
0
ns
t4
RD or WE high to DACK high
3
ns
t5
RD or WE low to EOP low
0
ns
t6
EOP high to DACK high
3
ns
t7
EOP low pulse width
10
ns
1. An asserted EOP terminates any further DREQ after DACK returns high.
2. The DMA cycle uses DACK as the chip select. DACK overrides CS and SA3-0 if they are both asserted at the same time, forcing
selection of the Buffer Memory Port as in a DMA cycle.
3. For RDY(RDY) timing and SD15-0 timing, see Figure 16, t4-t11, and Figure 17, t4-t9.
相關PDF資料
PDF描述
MB86965A 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP16
MB88151APNF-G-500-JNE1 OTHER CLOCK GENERATOR, PDSO8
MB88151APNF-G-401-JNEFE1 OTHER CLOCK GENERATOR, PDSO8
MB88151APNF-G-801-JNERE1 OTHER CLOCK GENERATOR, PDSO8
MB88151APNF-G-400-JNERE1 OTHER CLOCK GENERATOR, PDSO8
相關代理商/技術參數(shù)
參數(shù)描述
MB86961A 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:UNIVERSAL INTERFACE FOR 10BASET
MB86961APD-G 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:UNIVERSAL INTERFACE FOR 10BASET
MB86961APF-G 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:UNIVERSAL INTERFACE FOR 10BASET
MB86965 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER
MB86965B 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER