- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45179 > MB86960APF-G 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB86960APF-G |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁(yè)數(shù)： | 19/66頁(yè) |
| 文件大小： | 376K |
| 代理商： | MB86960APF-G |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)
MB86960
26
Receive Interrupt Enable Register
This register provides control for enabling or masking
interrupts based on the assertion of status bits in DCLR1,
the Receive Status Register. See Table 7.
Transmit Mode Register
This register contains two control bits associated with
transmission, a general-purpose control bit which drives
a pin on the chip, and a collision counter. See Table 9.
Table 7. DLCR3 — Receive Interrupt Enable Register
BIT
SYMBOL
TYPE
DESCRIPTION
7
INT EN
R
W
0
INTERRUPT ENABLE: When high, enables RX PKT to generate interrupt.
See also DLCR1<7>.
6
INT EN
R
W
0
INTERRUPT ENABLE: When high, enables BUS RD ERR to generate interrupt.
See also DLCR1<6>.
5
INT EN
R
W
0
INTERRUPT ENABLE: When high, enables DMA EOP to generate interrupt.
See also DLCR1<5>.
4
INT EN
R
W
0
INTERRUPT ENABLE: When high, enables RMT 0900H to generate interrupt.
See also DLCR1<4>.
3
INT EN
R
W
0
INTERRUPT ENABLE: When high, enables SHORT ERR to generate interrupt.
See also DLCR1<3> and Table 8.
2
INT EN
R
W
0
INTERRUPT ENABLE: When high, enables ALIGN ERR to generate interrupt.
See also DLCR1<2> and Table 8.
1
INT EN
R
W
0
INTERRUPT ENABLE: When high, enables CRC ERR to generate interrupt.
See also DLCR1<1> and Table 8.
0
INT EN
R
W
0
INTERRUPT ENABLE: When high, enables RBUF OVRFLO to generate interrupt.
See also DLCR1<0>.
Table 8. Network Error Monitoring Modes
ACPT BAD
PKTS
DLCR5<5>
ACPT
SHORT
PKTS
DLCR5<3>
INT EN
SHORT
ERRORS
DLCR3<3>
INT EN
ALIGN
ERRORS
DLCR3<2>
INT EN CRC
ERRORS
DLCR3<1>
Mode
Description
0
Normal non-monitor mode.
0
1/0
Error interrupts only, if enabled.
0
1
0
1/0
Save short packets if otherwise error free in buffer;
interrupts only for alignment and CRC errors, if
enabled. RX PKT will be set high if short packet
received.
1
0
Save packets with short, alignment and/or CRC
errors in buffer; RX PKT will be set high if packet
with error received.
All others
Do Not Use.
Note: Packet acceptance requires both error filter acceptance and address filter acceptance.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86965A | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP16 |
| MB88151APNF-G-500-JNE1 | OTHER CLOCK GENERATOR, PDSO8 |
| MB88151APNF-G-401-JNEFE1 | OTHER CLOCK GENERATOR, PDSO8 |
| MB88151APNF-G-801-JNERE1 | OTHER CLOCK GENERATOR, PDSO8 |
| MB88151APNF-G-400-JNERE1 | OTHER CLOCK GENERATOR, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86961A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:UNIVERSAL INTERFACE FOR 10BASET |
| MB86961APD-G | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:UNIVERSAL INTERFACE FOR 10BASET |
| MB86961APF-G | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:UNIVERSAL INTERFACE FOR 10BASET |
| MB86965 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER |
| MB86965B | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。