- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383308 > MAS281 (Dynex Semiconductor Ltd.) MIL-STD-1750A Microprocessor PDF資料下載
參數(shù)資料
| 型號： | MAS281 |
| 廠商： | Dynex Semiconductor Ltd. |
| 英文描述： | MIL-STD-1750A Microprocessor |
| 中文描述： | 符合MIL - STD - 1750A微處理器 |
| 文件頁數(shù)： | 14/55頁 |
| 文件大?。?/td> | 551K |
| 代理商： | MAS281 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
MAS281
14/55
LP
Address
SP
Address
Interrupt
PWRD
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
20
22
24
26
28
2A
2C
2E
30
32
34
36
38
3A
3C
3E
21
23
25
27
29
2B
2D
2 F
31
33
35
37
39
3B
3D
3F
INT02
INT08
INT10
INT11
IOI1
INT13
IOI2
INT15
Table 5: Interrupt Pointer Definitions
Figure 6: Interrupt Vectoring
interrupts are output to the priority encoder where the highest
priority is encoded as a 4-bit vector. If interrupts are enabled,
and an unmasked interrupt is pending, the priority encoder will
assert an interrupt request to the CU.
Upon completing execution of a given MIL-STD-1750A
instruction, the CU’s microsequencer checks the state of the
priority encoder’s interrupt request. If an interrupt request is
asserted, the microsequencer branches to the microcode
interrupt service routine. This routine performs a read of the
priority encoder’s 4-bit pending interrupt vector, stores the
value in the EU Dl register, and then uses this value to
calculate the appropriate interrupt linkage and service
pointers. The pointers serve as addresses to data structures
used in servicing interrupts. Figure 6 depicts this relationship.
Table 5 defines pointer values.
Using the linkage and service pointers, the microcode
interrupt service routine performs the following: (1) the current
contents of the status word, mask register, and instruction
counter are saved; (2) a write status word l/O command is
executed with an all zero data word; (3) the new mask is
loaded into MK and interrupts are disabled; (4) the new status
word is read and checked for a valid AS field - If AS is non-zero
and an MMU is not present, AS is set to zero and fault 11
(address state error) is set in the fault register FT; (5) a write
status word command using the new status word is performed;
and (6) the new IC value is loaded into IC, the instruction
pipeline is filled starting at the new address, and instruction
execution begins.
[NOTE: The steps listed above represent a summary of
actions performed during interrupt servicing and do not
necessarily reflect the actual order in which these events take
place.]
If an interrupt is latched during the interrupt service routine,
it will not be processed until interrupts are re-enabled. If an AS
fault occurs during the service routine, interrupt level 1 will be
set. This interrupt will be serviced when interrupts are re-
enabled unless it is masked by the new value in MK.
3.4 FAULT SERVICING
Eight user fault inputs are provided. A low on any of these
inputs will be latched into the Fault Register (FT) at the high-to-
low transition of SYNCN.
register on the following SYNC high-to-low transition (with the
exception of INT02N which is latched into Pl when INT02N is
first detected). This sequence occurs whether interrupts are
enabled or disabled or whether the specific interrupt is masked
or unmasked.
Each external Pl register input is buffered by a falling edge
detector to prevent repeat latching of requests held low
beyond the first SYNCN high-to-low transition. An interrupt
request input must transition to the high state before a
subsequent request on that input will be detected.
When an interrupt request is latched into Pl, it is ANDed
with its corresponding mask bit in the mask register (MK).
Interrupt level 0 is not maskable. Any unmasked pending
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1002 | Low-Power, 60Msps, Dual, 6-Bit ADC |
| MAX1002CAX | Low-Power, 60Msps, Dual, 6-Bit ADC |
| MAX1003 | Low-Power, 90Msps, Dual 6-Bit ADC |
| MAX1003CAX | Low-Power, 90Msps, Dual 6-Bit ADC |
| MAX1005 | IF Undersampler |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAS2901CB | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:RADIATION HARD 4-BIT MICROPROCESSOR SLICE |
| MAS2901CC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:RADIATION HARD 4-BIT MICROPROCESSOR SLICE |
| MAS2901CD | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:RADIATION HARD 4-BIT MICROPROCESSOR SLICE |
| MAS2901CE | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:RADIATION HARD 4-BIT MICROPROCESSOR SLICE |
| MAS2901CL | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:RADIATION HARD 4-BIT MICROPROCESSOR SLICE |
發(fā)布緊急采購，3分鐘左右您將得到回復。