- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383308 > MAS281 (Dynex Semiconductor Ltd.) MIL-STD-1750A Microprocessor PDF資料下載
參數(shù)資料
| 型號： | MAS281 |
| 廠商： | Dynex Semiconductor Ltd. |
| 英文描述： | MIL-STD-1750A Microprocessor |
| 中文描述： | 符合MIL - STD - 1750A微處理器 |
| 文件頁數(shù)： | 10/55頁 |
| 文件大?。?/td> | 551K |
| 代理商： | MAS281 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
MAS281
10/55
memory fault; bit 5 is set if it goes low during an l/O fault. As
with MPROEN, either condition immediately sets pending
interrupt level 1 and causes the currently executing MIL-STD-
1750A instruction to be aborted .
2.2.35 PROGRAMMED I/O TRANSFER ERROR (PIOXE)
A low on this active low input, captured by the SYNCN
high-to-low transition, is used to inform the module that a
programmed l/O data transfer error has been detected. Bit 6 of
the module Fault Register (FT) is set when this signal goes
low. This, in turn, causes pending interrupt level 1 to be set.
2.2.36 FAULT #7 (FLT7)
A low on this active low input, captured by the SYNCN
high-to-low transition, sets bit 7 of the Fault Register (FT). This
is a user definable fault.
2.2.37 SYSTEM FAULT (SYSF)
A low on this active low input, captured by the SYNCN
high-to-low transition, sets bits 13 and 15 of the Fault Register
(FT). This is a user definable fault.
2.2.38 ILLEGAL ADDRESS (ILLAD)
This active low output drops low if the EXADEN input drops
low or if the bus fault timeout circuit causes an interface
timeout.
2.2.39 MICROCODE STOP (MSTOP)
MSTOPN allows microcode to be single-stepped and is
reserved for use by GEC Plessey Semiconductors. MSTOPN
must be pulled up to VDD in customer applications.
2.2.40 ROM ONLY (ROMONLY)
ROMONLYN is used for testing by GEC Plessey
Semiconductors and must be pulled up to VDD in customer
applications.
3.0 OPERATING MODES
MAS281 operating modes include: (1) initialisation, (2)
instruction execution, (3) interrupt servicing, (4) fault servicing,
(5) DMA support, (6) Hold support, and (7) timer operations.
3.1 INITIALISATION
The module executes a microcoded initialisation routine in
response to a hardware reset. This routine clears module
registers, disables and masks interrupts, reads the
configuration register, resets the output discrete register (if
implemented), initialises the MMU and BPU (if implemented),
performs Built-ln-Test (BIT), raises the Start-Up ROM enable
discrete, clears and starts timers A and B, resets the trigger-go
counter, and loads the instruction pipeline. Table 2
summarises the resulting initialisation state, and Table 3
provides a detailed breakdown of the initialisation sequence.
BIT consists of five subroutines, as outlined in table 4, and
begins by pulling NPU low. This is the first time after reset that
NPU is guaranteed low. If all five subroutines execute
successfully, NPU is raised high. If any part of BIT fails, an
error code identifying the failed subroutine is loaded into the
Fault Register (FT), BIT is aborted, and NPU is left in the low
state. Table 4 defines the coding of BIT results in FT. In the
event of such a failure, the resulting module reset state will be
dependent on where in BIT the error occurred and may not be
the same as that shown in Table 2. A BIT failure indication in
FT will set the level 1 interrupt request bit of the Pending
Interrupt (Pl) register. Since initialisation disables and masks
interrupts, this interrupt request will not be asserted .
The last action performed by the initialisation routine is to
load the instruction pipeline. Instruction fetches start at
memory location zero and will be from the Start-Up ROM if
implemented. Whether BIT passes or not, the processor will
begin instruction execution at this point.The system start-up
code may include a routine to enable and unmask interrupts in
order to detect and respond to a BIT failure.
[NOTE: To complete initialisation and pass BIT, interrupt
and fault inputs must be high for the duration of the
initialisation routine. Also, timers A and B must be clocked
during this interval, i.e., TCLK must be applied.]
MAS281
Instruction Counter (IC)
Status Word (EU and MMU) (SW) Zeroed
Fault (FT)
Pending Interrupt (PI)
Mask (MK)
Zeroed
Zeroed
Zeroed
Zeroed
Interrupts
DMA Access
Timer A
Timer B
Trigger-Go Timer
Disabled
Disabled
Reset and Started
Reset and Started
Reset and Started
MMU
Page Registers
AL, W, E Fields
PPA Field
Group 0 Enabled
Zeroed
Logical to Physical
Map
BPU
Write Protect
Global Memory Protect
Zeroed
Enabled
Table 2: Initialisation State
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1002 | Low-Power, 60Msps, Dual, 6-Bit ADC |
| MAX1002CAX | Low-Power, 60Msps, Dual, 6-Bit ADC |
| MAX1003 | Low-Power, 90Msps, Dual 6-Bit ADC |
| MAX1003CAX | Low-Power, 90Msps, Dual 6-Bit ADC |
| MAX1005 | IF Undersampler |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAS2901CB | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:RADIATION HARD 4-BIT MICROPROCESSOR SLICE |
| MAS2901CC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:RADIATION HARD 4-BIT MICROPROCESSOR SLICE |
| MAS2901CD | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:RADIATION HARD 4-BIT MICROPROCESSOR SLICE |
| MAS2901CE | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:RADIATION HARD 4-BIT MICROPROCESSOR SLICE |
| MAS2901CL | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:RADIATION HARD 4-BIT MICROPROCESSOR SLICE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。