參數(shù)資料
型號(hào)： M7A3PE600-FFG256I
元件分類： FPGA
英文描述： FPGA, 600000 GATES, PBGA256
封裝： 1 MM PITCH, FBGA-256
文件頁數(shù)： 115/168頁
文件大?。?/td> 1335K
代理商： M7A3PE600-FFG256I
ProASIC3E Flash Family FPGAs
2- 38
Advanced v0.5
5 V Input Tolerance
I/Os can support 5-V-input tolerance when LVTTL 3.3 V,
LVCMOS 3.3 V, LVCMOS 2.5 V / 5 V, and LVCMOS 2.5 V
configurations are used (see Table 2-18 on page 2-37 for
more details). There are four recommended solutions for
achieving 5 V receiver tolerance (see Figure 2-26 to
Figure 2-29 on page 2-41 for details of board and macro
setups). All the solutions meet a common requirement of
limiting the voltage at the I/O input to 3.6 V or less. In
fact, the I/O absolute maximum voltage rating is 3.6 V,
and any voltage above 3.6 V may cause long term gate
oxide failures.
Solution 1
The board-level design must ensure that the reflected
waveform at the pad does not exceed the limits provided
in Table 3-4 on page 3-2. This is a requirement to ensure
long term reliability.
This
scheme
will
also
work
for
a
3.3 V PCI/PCI-X
configuration, but the internal diode should not be used for
clamping, and the voltage must be limited by the two
external resistors as explained below. Relying on the
diode clamping would create an excessive pad DC
voltage of 3.3 V + 0.7 V = 4 V.
Here are some examples of possible resistor values
(based on a simplified simulation model with no line
effects, and 10
transmitter output resistance, where
Rtx_out_high = (VCCI – VOH)/ IOH, Rtx_out_low = VOL / IOL).
Example 1 (high speed, high current):
Rtx_out_high = Rtx_out_low = 10
R1 = 36
(±5%), P(r1)min = 0.069
R2 = 82
(±5%), P(r2)min = 0.158
Imax_tx = 5.5 V / (82 × 0.95 + 36 × 0.95 +10) = 45.04 mA
tRISE = tFALL = 0.85 ns at C_pad_load = 10 pF (includes
up to 25% safety margin)
tRISE = tFALL = 4 ns at C_pad_load = 50 pF (includes up
to 25% safety margin)
Example 2 (low-medium speed, medium current):
Rtx_out_high = Rtx_out_low = 10
R1 = 220
(±5%), P(r1)min = 0.018
R2 = 390
(±5%), P(r2)min = 0.032
Imax_tx = 5.5 V / (220 × 0.95 + 390 × 0.95 +10) = 9.17 mA
tRISE = tFALL = 4 ns at C_pad_load = 10 pF (includes up
to 25% safety margin)
tRISE = tFALL = 20 ns at C_pad_load = 50 pF (includes up
to 25% safety margin)
Other values of resistors are also allowed as long as the
resistors are sized appropriately to limit the voltage at
the receiving end to 2.5 V < Vin(rx) < 3.6 V* when the
transmitter sends a logic '1'. This range of Vin_dc(rx)
must be assured for any combination of transmitter
supply (5 V ± 0.5 V), transmitter output resistance, and
board resistor tolerances.
Temporary overshoots are allowed according to Table 3-4
Figure 2-26 Solution 1
Solution 1
5.5 V
3.3 V
Requires two board resistors,
LVCMOS 3.3 V I/Os
ProASIC3E I/O Input
Rext1
Rext2
相關(guān)PDF資料
PDF描述
M7A3PE600-FFG484I FPGA, 600000 GATES, PBGA484
M7A3PE600-FFGG256I FPGA, 600000 GATES, PBGA256
M7A3PE600-FFGG484I FPGA, 600000 GATES, PBGA484
M7A3PE600-FPQ208I FPGA, 600000 GATES, PQFP208
M7A3PE600-FPQG208I FPGA, 600000 GATES, PQFP208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M7A5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEDIUM CURRENT SILICON RECTIFIERS
M7A9 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEDIUM CURRENT SILICON RECTIFIERS
M7AFS600-1FG256 制造商:Microsemi Corporation 功能描述:FPGA FUSION 600K GATES 1282.05MHZ 130NM 1.5V 256FBGA - Trays 制造商:Microsemi SOC Products Group 功能描述:FPGA FUSION 600K GATES 1282.05MHZ 130NM 1.5V 256FBGA - Trays
M7AFS600-1FG256ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Actel Fusion Mixed-Signal FPGAs
M7AFS600-1FG256I 制造商:Microsemi Corporation 功能描述:FPGA FUSION 600K GATES 1282.05MHZ 130NM 1.5V 256FBGA - Trays 制造商:Microsemi SOC Products Group 功能描述:FPGA FUSION 600K GATES 1282.05MHZ 130NM 1.5V 256FBGA - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*