參數(shù)資料
型號： M66291GP
元件分類： 總線控制器
英文描述： UNIVERSAL SERIAL BUS CONTROLLER, PQFP48
封裝： 7 X 7 MM, 0.50 MM PITCH, PLASTIC, LQFP-48
文件頁數(shù)： 77/126頁
文件大?。?/td> 893K
代理商： M66291GP
M66291GP/HP
Rev 1.01 2004.11.01 page 54 of 122
2.27 CPU_FIFO Select Register
CPU_FIFO Select Register (CPU_FIFO_SELECT)
<Address : H’40>
b15
14
13
12
11
10
9876
54321
b0
RCNT
RWND
BSWP
Octl
CPU_EP
0
00
0
00
0
-
--
-
--
-
<H/W reset : H'0000>
<S/W reset : ->
<USB bus reset : ->
b
Bit name
Function
R
W
15
RCNT
Read Count Mode
0:
The CPU_DTLN bits are cleared by reading all receive
data
1:
The CPU_DTLN bits are counted down by reading receive
data
14~13
Reserved. Set it to “0”.
00
12
RWND
Buffer Rewind
<When set to OUT buffer>
Write
0 :
Invalid (Ignored when written)
1 :
Clears the buffer reading pointer
<When set to IN buffer>
Write
0 :
Invalid (Ignored when written)
1 :
Clears the buffer writing pointer
0
11~8
Reserved. Set it to “0”.
00
7
BSWP
Byte Swap Mode
0 :
Byte is treated as little ENDIAN
1 :
Byte is treated as big ENDIAN
6Octl
Register 8-Bit Mode
0 :
CPU_FIFO Data Register is 16-bit mode
1 :
CPU_FIFO Data Register is 8-bit mode
5~4
Reserved. Set it to “0”.
00
3~0
CPU_EP
CPU Access Endpoint Designate
0001 :EP1 (Endpoint 1)
0010 :EP2 (Endpoint 2)
0011 :EP3 (Endpoint 3)
0100 :EP4 (Endpoint 4)
0101 :EP5 (Endpoint 5)
0110 :EP6 (Endpoint 6)
Other than those above : Invalid
(1) RCNT (Read Count Mode) Bit (b15)
This bit sets the countdown methods of the CPU_DTLN bits at the time of reading the CPU_FIFO Data
Register.
When this bit is set to “0”, the CPU_DTLN bit value does not change in spite of reading the data from the
CPU_FIFO Data Register, and is cleared to H’0 when all data is read out.
When this bit is set to “1”, the CPU_DTLN bit values are counted down every time the data is read from the
CPU_FIFO Data Register. Here, the down-count value differs as shown below depending on whether the
CPU_FIFO Data Register is set to 8-bit mode or 16-bit mode:
8-bit mode
: Down-count per “-1”
16-bit mode
: Down-count per “-2”
Note
: Use the *HWR/*BYTE pin or the Octl bit of this register for setting the 8-bit/16-bit mode.
相關(guān)PDF資料
PDF描述
M66291GP UNIVERSAL SERIAL BUS CONTROLLER, PQFP48
M66596FP UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
M66596WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
M6XXLFXI OTHER CLOCK GENERATOR, QCC16
M300LFXIT 50 MHz, OTHER CLOCK GENERATOR, QCC16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M66291GP#201 制造商:Renesas Electronics Corporation 功能描述:IC ASSP USB2.0 DEVICE CONTROLLER 48LQFP
M66291GP#RB0S 功能描述:IC USB CONTROLLER GEN-PUR 48LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
M66291GPRB0S 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Device Controller,LQFP48
M66291HP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Device Controller)
M66291HP#200D 功能描述:IC USB CONTROLLER GEN-PUR 52VQFN RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*