參數(shù)資料
型號： M37274MA
廠商： Mitsubishi Electric Corporation
英文描述： Single Chip 8 Bits Microcomputer(8位單片機)
中文描述： 單芯片8位單片機（8位單片機）
文件頁數(shù)： 49/131頁
文件大?。?/td> 2049K
代理商： M37274MA
49
MITSUBISHI MICROCOMPUTERS
M37274MA-XXXSP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
PRELIMINARY
Notice: This is not a final specification.
Some paramentic limits are subject to change.
(9) START/STOP Condition Detect Conditions
The START/STOP condition detect conditions are shown in Figure
51 and Table 10. Only when the 3 conditions of Table 10 are satis-
fied, a START/STOP condition can be detected.
Note:
When a STOP condition is detected in the slave mode
(MST = 0), an interrupt request signal “IICIRQ” is generated
to the CPU.
(8) STOP Condition Generation Method
When the ES0 bit of the I
2
C control register (address 00F9
16
) is “1,”
execute a write instruction to the I
2
C status register (address 00F8
16
)
for setting the MST bit and the TRX bit to “1” and the BB bit to “0”. A
STOP condition will then be generated. The STOP condition genera-
tion timing and the BB flag reset timing are different in the standard
clock mode and the high-speed clock mode. Refer to Figure 50 for
the STOP condition generation timing diagram, and Table 9 for the
START condition/STOP condition generation timing table.
Fig. 50. STOP Condition Generation Timing Diagram
Fig. 51. START Condition/STOP Condition Detect Timing
Diagram
Standard Clock Mode
6.5 μs (26 cycles) <
SCL
release time
3.25 μs (13 cycles) < Setup time
3.25 μs (13 cycles) < Hold time
Note:
Absolute time at
φ
= 4 MHz. The value in parentheses de-
notes the number of
φ
cycles.
High-speed Clock Mode
1.0 μs (4 cycles) <
SCL
release time
0.5 μs (2 cycles) < Setup time
0.5 μs (2 cycles) < Hold time
Table 10. START Condition/STOP Condition Detect Conditions
Table 9. START Condition/STOP Condition Generation Timing
Table
Item
Setup time
Hold time
Set/reset time
for BB flag
Note:
Absolute time at
φ
= 4 MHz. The value in parentheses de-
notes the number of
φ
cycles.
Standard Clock Mode
5.0 μs (20 cycles)
5.0 μs (20 cycles)
3.0 μs (12 cycles)
High-speed Clock Mode
2.5 μs (10 cycles)
2.5 μs (10 cycles)
1.5 μs (6 cycles)
I
2
C status register
write signal
Reset time for
BB flag
Hold time
Setup
time
SCL
SDA
BB flag
Hold time
Setup
time
SCL
SDA
(START condition)
SDA
(STOP condition)
SCL release time
Hold time
Setup
time
相關(guān)PDF資料
PDF描述
M374S1723ETS-C7A SDRAM Unbuffered Module
M366S3323ETS-C7A SDRAM Unbuffered Module
M366S3323ETU-C7A SDRAM Unbuffered Module
M374S1723ETU-C7A SDRAM Unbuffered Module
M374S3323ETS-C7A SDRAM Unbuffered Module
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37274MA-052SP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
M37274MA-053SP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
M37274MA-082SP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
M37274MA-084SP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
M37274MA-XXXSP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*