參數(shù)資料
型號: M32000D4BFP-80
廠商: Mitsubishi Electric Corporation
英文描述: Single Chip 32 Bits Microcomputer(32位 單片機(jī))
中文描述: 32位單片微機(jī)(32位單片機(jī))
文件頁數(shù): 7/44頁
文件大小: 448K
代理商: M32000D4BFP-80
SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
M32000D4BFP-80
7
PIN DESCRIPTION (2/3)
type
bus
control
pin name
SID
name
space
identifier
I/O
output
(Hi-Z)*
function
Space identifier between user space and I/O space.
SID = "L": user space
SID = "H": I/O space
SID = undefined: when idle
Indicates the valid byte positions of transferred data.
____
BCH corresponds to the MSB side (D0 to D7), and BCL corresponds
to the LSB side (D8 to D15). During a read bus cycle, both BCH
____
and BCL are an "L" level.
During a write bus cycle, either BCH and/or BCL is an "L" level
depending on the byte(s) to be written.
When accessing the internal DRAM from an external bus master,
the byte control signal is input from the system bus side.
When the M32000D4BFP-80 drives an external bus cycle, BS
goes to an "L" level at the start of the bus cycle.
In burst transfer, BS goes to the "L" level for each transfer
cycle. When accessing internal resources such as an internal
DRAM or internal I/O register, BS is not output.
Indicates whether the bus cycle that the M32000D4BFP-80 drives
is an instruction fetch access cycle or an operand access cycle.
ST = "L": for instruction fetch access
ST = "H": for operand access
ST = undefined: when idle
Outputs R/W to identify whether the external bus cycle a read or
a write cycle. When accessing the internal DRAM from an external
__
bus master, R/W is input from the external bus.
The M32000D4BFP-80 drives two consecutive bus cycles to access
32-bit data allocated on the 32-bit word boundary.
For instruction fetches, it drives 8 (max.) consecutive cycles
(8 cycles in instruction cache mode) to data on the 128-bit boundary.
During these consecutive bus cycles, BURST goes to "L" level.
When accessing 32-bit data, an "L" level followed by an "H" level
is output from address A30, because the MSB-side 16 bits are
accessed prior to the LSB-side 16 bits.
When accessing 128-bit data, the addresses are output from an
arbitrary 16-bit aligned address and wraparound within a 128-bit
aligned boundary.
____ ____
byte control
I/O
(Hi-Z)*
BS
bus start
output
(Hi-Z)*
ST
bus status
output
(Hi-Z)*
__
R/W
read/write
I/O
(Hi-Z)*
BURST
burst
output
(Hi-Z)*
* (Hi-Z): This pin goes to high-impedance in the hold state.
相關(guān)PDF資料
PDF描述
M3355 2-INPUT SINGLE VIDEO SWITCH
M34280 Single-Chip 4-Bit CMOS Microcomputer for Infrared Remote Control Transmitters(用于紅外線遠(yuǎn)程遙控發(fā)送器的4位單片機(jī))
M35060-001SP CONNECTOR ACCESSORY
M35060 Character Pattern Display Control IC(字符點陣顯示控制芯片)
M35060-056SP SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M32002AGLJ 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO
M32002AGMJ 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO
M32002AGPJ 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO
M32002AMLJ 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO
M32002AMMJ 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO