- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376119 > M13S128324A-5BG (Electronic Theatre Controls, Inc.) Modify typing error of Pin Arrangement PDF資料下載
參數(shù)資料
| 型號： | M13S128324A-5BG |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Modify typing error of Pin Arrangement |
| 中文描述： | 修改輸入錯誤的管腳配置 |
| 文件頁數(shù)： | 14/48頁 |
| 文件大?。?/td> | 803K |
| 代理商： | M13S128324A-5BG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
ES MT
M13S128324A
Elite Semiconductor Memory Technology Inc.
Publication Date : Mar. 2006
Revision : 1.0 14/48
Precharge
The precharge command is used to precharge or close a bank that has activated. The precharge command is issued when CS ,
RAS and
WE
are low and CAS is high at the rising edge of the clock. The precharge command can be used to precharge
each bank respectively or all banks simultaneously. The bank select addresses (BA0, BA1) are used to define which bank is
precharged when the command is initiated. For write cycle, t
WR
(min.) must be satisfied until the precharge command can be issued.
After t
RP
from the precharge, an active command to the same bank can be initiated.
Burst Selection for Precharge by Bank address bits
A8/AP
BA1
BA0
Precharge
0
0
0
Bank A Only
0
0
1
Bank B Only
0
1
0
Bank C Only
0
1
1
Bank D Only
1
X
X
All Banks
NOP & Device Deselect
The device should be deselected by deactivating the CS signal. In this mode DDR SDRAM should ignore all the control inputs.
The DDR SDRAMs are put in NOP mode when CS is active and by deactivating RAS , CAS and
WE
. For both Deselect and
NOP the device should finish the current operation when this command is issued.
相關PDF資料 |
PDF描述 |
|---|---|
| M13S128324A-6BG | Modify typing error of Pin Arrangement |
| M1512 | 8 FUNCTIONS 5 LED FLASH IC |
| M1632 | Liquid Crystal Display Modules |
| M1641 | Liquid Crystal Display Modules |
| M170EG01VA | 17.0” SXGA Color TFT-LCD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M13S128324A-5BIG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 32 Bit x 4 Banks Double Data Rate SDRAM |
| M13S128324A-5LG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 32 Bit x 4 Banks Double Data Rate SDRAM |
| M13S128324A-5LIG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 32 Bit x 4 Banks Double Data Rate SDRAM |
| M13S128324A-6BG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 32 Bit x 4 Banks Double Data Rate SDRAM |
| M13S128324A-6BIG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 32 Bit x 4 Banks Double Data Rate SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。