參數資料
型號: LU3X54FTL
廠商: Lineage Power
英文描述: Quad-FET for 10Base-T/100Base-TX/FX(應用于10基數-T和100基數-TX/FX的四快速以太網收發(fā)器)
中文描述: 四為10Base-T/100Base-TX/FX場效應晶體管(應用于10基數- T的和100基數-TX/FX的四快速以太網收發(fā)器)
文件頁數: 4/52頁
文件大?。?/td> 669K
代理商: LU3X54FTL
LU3X54FTL
QUAD-FET for 10Base-T/100Base-TX/FX
Data Sheet
July 2000
4
Lucent Technologies Inc.
Features
(continued)
I
Reuses existing twisted-pair I/O pins for compatible
fiber-optic transceiver pseudo-ECL (PECL) data:
— No additional data pins required
— Reuses existing LU3X54FTL pins for fiber-optic
signal detect (FOSD) inputs
I
Fiber mode automatically configures port:
— Disables autonegotiation
— Disables 10Base-T
— Enables 100Base-FX remote fault signaling
— Disables MLT-3 encoder/decoder
— Disables scrambler/descrambler
I
FX mode enable is pin- or register-selectable on an
individual per-port basis
General
I
Autonegotiation (IEEE802.3u, clause 28):
— Fast link pulse (FLP) burst generator
— Arbitration function
I
Bused interfaces:
— Supports either separate 10 Mbits/s and
100 Mbits/s multiport repeaters (100 Mbits/s
MII and 10 Mbits/s serial data stream), or single-
chip multispeed repeaters
— Connects ports to either the 10 Mbits/s or
100 Mbits/s buses controlled by autonegotiation
— Separate TX_EN, RX_EN, CRS, and COL pins for
each port
— Drivers on bused signal can drive up to eight
LU3X54FTLs (32 ports)
I
Supports the station management protocol and
frame format (clause 22):
— Basic and extended registers
— Supports next-page function
— Operates up to 12.5 MHz
— Accepts preamble suppression
— Maskable status interrupts
I
Supports the following management functions via
pins if MII station management is unavailable:
— Speed select
— Carrier integrity enable
— Encoder/decoder bypass
— Scrambler/descrambler bypass
— Full duplex
— No link pulse mode
— Carrier sense select
— Autonegotiation
— 10 Mbits/s repeater reference select
— Internal 20 MHz clock synthesizer
— FX mode select
I
Single 25 MHz crystal input or 25 MHz clock input,
optional 20 MHz clock input
I
Supports half- and full-duplex operations
I
Provides six status signals:
— Receive activity
— Transmit activity
— Full duplex
— Collision/jabber
— Link integrity
— Speed indication
I
Optional LED pulse stretching
I
Per-channel powerdown mode for 10 Mbits/s and
100 Mbits/s operation
I
Loopback for 10 Mbits/s and 100 Mbits/s operation
I
Internal pull-up or pull-down resistors to set default
powerup mode
I
0.35
μ
m
low-power CMOS technology
I
208-pin SQFP
Description
Bused MII Mode
The LU3X54FTL has been designed for operation in
two basic system interface modes of operation:
I
Normal MII Mode (Four Separate MII Ports).
The
separate mode provides four independent RJ-45 to
MII ports and is similar to having four independent
10/100 transceivers.
I
Bused MII Mode.
This mode is designed specifically
for repeater applications to save pins. In bused
mode:
— Data from all of the ports operating at 100 Mbits/s
will be internally bused to system interface port A
(100 Mbits/s MII interface).
— Data from all of the ports operating at 10 Mbits/s
will be internally bused to system interface port B
(7-pin 10 Mbits/s serial interface).
The LU3X54FTL will automatically detect the speed of
each port (10 Mbits/s or 100 Mbits/s) and route the
data to the appropriate port.
相關PDF資料
PDF描述
LU5X31F Gigabit Ethernet Transceiver(千兆位以太網收發(fā)器)
LUC4AB01 ATM Buffer Manager (ABM)(ATM緩沖管理器 (ABM))
LUC4AC01 ATM Crossbar Element (ACE)(ATM縱橫元件(ACE))
LUC4AS01 ATM Switch Element (ASX)(ATM開關元件)
LUC4AU01 ATM Layer UNI Manager (ALM)(ATM 層UNI管理器(ALM))
相關代理商/技術參數
參數描述
LU3X54FTLHS208 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208
LU3X54FTL-HS208-DB 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FTLHS208-DB 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208-DB
LU400 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:NEMA Cabinet Legs
LU400/D 制造商:OSRAM 功能描述:400W MOGUL BASED GENERAL LIGHTING HIGH PRESSURE SODIUM LAMP, COATED, DAYLIGHT, U