- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384634 > LU3X54FTL (Lineage Power) Quad-FET for 10Base-T/100Base-TX/FX(應(yīng)用于10基數(shù)-T和100基數(shù)-TX/FX的四快速以太網(wǎng)收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | LU3X54FTL |
| 廠商： | Lineage Power |
| 英文描述： | Quad-FET for 10Base-T/100Base-TX/FX(應(yīng)用于10基數(shù)-T和100基數(shù)-TX/FX的四快速以太網(wǎng)收發(fā)器) |
| 中文描述： | 四為10Base-T/100Base-TX/FX場(chǎng)效應(yīng)晶體管（應(yīng)用于10基數(shù)- T的和100基數(shù)-TX/FX的四快速以太網(wǎng)收發(fā)器） |
| 文件頁數(shù)： | 36/52頁 |
| 文件大小： | 669K |
| 代理商： | LU3X54FTL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
LU3X54FTL
QUAD-FET for 10Base-T/100Base-TX/FX
Data Sheet
July 2000
36
Lucent Technologies Inc.
MII Station Management
(continued)
Table 19. MR28—Device-Specific Register 1 (Status Register) Bit Descriptions
1. Note that the format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the
register, and the name of the instantiated pad is in capital letters.
2. R = read, LH = latched high.
Register/Bit
1
28.15:9 (R28[15:9])
28.8 (BAD_FRM)
Type
2
R
R/LH
Description
Unused.
Read as 0.
Bad Frame.
If this bit is a 1, it indicates a packet has been received without an
SFD. This bit is only valid in 10 Mbits/s mode.
This bit is latching high and will only clear after it has been read or the device
has been reset. This bit defaults to 0.
Code Violation.
When this bit is a 1, it indicates a Manchester code violation
has occurred. The error code will be output on the RXD lines. Refer to Table 3
for a detailed description of the RXD pin error codes. This bit is only valid in
10 Mbits/s mode.
28.7 (CODE)
R/LH
This bit is latching high and will only clear after it has been read or the device
has been reset. This bit defaults to 0.
Autopolarity Status.
When register 30, bit 3 is set and this bit is a 1, it indi-
cates the LU3X54FTL has detected and corrected a polarity reversal on the
twisted pair.
28.6 (APS)
R
If the APF_EN bit (register 30, bit 3) is set, the reversal will be corrected inside
the LU3X54FTL. This bit is not valid in 100 Mbits/s operation. This bit defaults
to 0.
Disconnect.
If this bit is a 1, it indicates a disconnect. This bit will latch high
until read. This bit is only valid in 100 Mbits/s mode. This bit defaults to 0.
Unlocked.
Indicates that the TX scrambler lost lock. This bit will latch high until
read. This bit is only valid in 100 Mbits/s mode. This bit defaults to 0.
RX Error Status.
Indicates a false carrier. This bit will latch high until read. This
bit is only valid in 100 Mbits/s mode. This bit defaults to 0.
Force Jam.
This bit will latch high until read. This bit is only valid in 100 Mbits/s
mode. This bit defaults to 0.
Link Up 100.
This bit, when set to a 1, indicates a 100 Mbits/s transceiver is up
and operational. This bit defaults to 0.
Link Up 10.
This bit, when set to a 1, indicates a 10 Mbits/s transceiver is up
and operational. This bit defaults to 0.
28.5 (DISCON)
R/LH
28.4 (UNLOCKED)
R/LH
28.3 (RXERR_ST)
R/LH
28.2 (FRC_JAM)
R/LH
28.1 (LNK100UP)
R
28.0 (LNK10UP)
R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LU5X31F | Gigabit Ethernet Transceiver(千兆位以太網(wǎng)收發(fā)器) |
| LUC4AB01 | ATM Buffer Manager (ABM)(ATM緩沖管理器 (ABM)) |
| LUC4AC01 | ATM Crossbar Element (ACE)(ATM縱橫元件（ACE）) |
| LUC4AS01 | ATM Switch Element (ASX)(ATM開關(guān)元件) |
| LUC4AU01 | ATM Layer UNI Manager (ALM)(ATM 層UNI管理器(ALM)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LU3X54FTLHS208 | 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208 |
| LU3X54FTL-HS208-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX |
| LU3X54FTLHS208-DB | 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208-DB |
| LU400 | 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:NEMA Cabinet Legs |
| LU400/D | 制造商:OSRAM 功能描述:400W MOGUL BASED GENERAL LIGHTING HIGH PRESSURE SODIUM LAMP, COATED, DAYLIGHT, U |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。