- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄44572 > LM79CCVFX (NATIONAL SEMICONDUCTOR CORP) SPECIALTY ANALOG CIRCUIT, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | LM79CCVFX |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP44 |
| 封裝： | 10 X 10 MM, PLASTIC, QFP-44 |
| 文件頁數(shù)： | 8/31頁 |
| 文件大?。?/td> | 469K |
| 代理商： | LM79CCVFX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
Functional Description (Continued)
3.0 USING THE LM79
3.1 Power On
When power is first applied, the LM79 performs a “power on
reset” on several of its registers. The power on condition of
registers in shown in Table I. Registers whose power on val-
ues are not shown have power on conditions that are inde-
terminate (this includes the value RAM and WATCHDOG
limits). The ADC is inactive. In most applications, usually the
first action after power on would be to write WATCHDOG lim-
its into the Value RAM.
3.2 Resets
Configuration Register INITIALIZATION accomplishes the
same function as power on reset on most registers. The
POST RAM, Value RAM conversion results, and Value RAM
WATCHDOG limits are not Reset and will be indeterminate
immediately after power on. If the Value RAM contains valid
conversion results and/or Value RAM WATCHDOG limits
have been previously set, they will not be affected by a Con-
figuration Register INITIALIZATION. Power on reset, or Con-
figuration Register INITIALIZATION, clear or initialize the fol-
lowing registers (the initialized values are shown on
Table 1):
Configuration Register
Interrupt Status Register 1
Interrupt Status Register 2
SMI Mask Register 1
SMI Mask Register 2
NMI Mask Register 1
NMI Mask Register 2
VID/Fan Divisor Register
Serial Bus Address Register (Power on reset only, not re-
set by Configuration Register INITIALIZATION)
Configuration Register INITIALIZATION is accomplished by
setting Bit 7 of the Configuration Register high. This bit auto-
matically clears after being set.
The LM79 allows the user to perform an unconditional com-
plete Power-on reset by writing a one to Bit 5 of the Chip
Reset/VID4/Device ID Register. The LM79 allows an uncon-
ditional complete Power-on reset to be initiated by taking the
IOWR and IORD signal lines low simultaneously, for at least
50 ns, while CS is high. The delay between consecutive
IORD and IOWR pulses should be greater than 50 ns to en-
sure that an Power-on reset does not occur unintentionally.
In systems where the serial bus is only being used it may be
advantageous to take both IOWR and IORD to the system
reset pulse. In this way whenever the system is reset the
LM79 will also be reset to its initial Power-on state.
3.3 Using the Configuration Register
The Configuration Register provides all control over the
LM79. At power on, the ADC is stopped and INT__Clear is
asserted, clearing the SMI and NMI/IRQ hardwire outputs.
The Configuration Register starts and stops the LM79, en-
ables and disables interrupt outputs and modes, and pro-
vides the Reset function described in Section 3.2.
Bit 0 of the Configuration Register controls the monitoring
loop of the LM79. Setting Bit 0 low stops the LM79 monitor-
ing loop and puts the LM79 in shutdown mode, reducing
power consumption. ISA and Serial Bus communication is
possible with any register in the LM79 although activity on
these lines will increase shutdown current, up to as much as
maximum rated supply current, while the activity takes place.
Taking Bit 0 high starts the monitoring loop, described in
more detail subsequently.
Bit 1 of the Configuration Register enables the SMI Interrupt
hardwire output when this bit is taken high. Similarly, Bit 2 of
the Configuration Register enables the NMI/IRQ Interrupt
hardwire output when taken high. The NMI/IRQ mode is de-
termined by Bit 5 in the Configuration Register. When Bit 5 is
low the output is an active low IRQ output. Taking Bit 5 high
inverts this output to provide an active high NMI output.
The Power Switch Bypass provides an active low at the open
drain Power Switch Bypass output when set high. This is in-
tended for use in software power control by activating an ex-
ternal power control MOSFET.
3.4 Starting Conversion
The monitoring function (Analog inputs, temperature, and
fan speeds) in the LM79 is started by writing to the Configu-
ration Register and setting INT__Clear (Bit 3), low, and Start
(bit 0), high. The LM79 then performs a “round-robin” moni-
toring of all analog inputs, temperature, and fan speed inputs
approximately once a second. The sequence of items being
monitored corresponds to locations in the Value RAM and is:
1.
Temperature
2.
IN0
3.
IN1
4.
IN2
5.
IN3
6.
IN4
7.
-IN5
8.
-IN6
9.
Fan 1
10. Fan 2
11. Fan 3
3.5 Reading Conversion Results
The conversion results are available in the Value RAM. Con-
versions can be read at any time and will provide the result
of the last conversion. Because the ADC stops, and starts a
new conversion whenever it is read, reads of any single
value should not be done more often then once every
120 ms. When reading all values, allow at least 1.5 seconds
between reading groups of values. Reading more frequently
than once every 1.5 seconds can also prevent complete up-
dates of Interrupt Status Registers and Interrupt Output’s.
A typical sequence of events upon power on of the LM79
would consist of:
1.
Set WATCHDOG Limits
2.
Set Interrupt Masks
3.
Start the LM79 monitoring process
4.0 ANALOG INPUTS
The 8-bit ADC has a 16 mV LSB, yielding a 0V to 4.08V
(4.096–1LSB) input range. This is true for all analog inputs.
In PC monitoring applications these inputs would most often
be connected to power supplies. The 2.5V and 3.3V supplies
can be directly connected to the inputs. The 5V and 12V in-
puts should be attenuated with external resistors to any de-
sired value within the input range.
A typical application, such as is shown in
Figure 8, might se-
lect the input voltage divider to provide 3V at the analog in-
puts of the LM79. This is sufficiently high for good resolution
LM79
www.national.com
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LM86BIMQX | SPECIALTY ANALOG CIRCUIT, PDSO24 |
| LM85BIMQ/NOPB | SPECIALTY ANALOG CIRCUIT, PDSO24 |
| LM9140BYZ-5.0X | 1-OUTPUT TWO TERM VOLTAGE REFERENCE, 5 V, PBCY3 |
| LM9140BYZ-4.1X | 1-OUTPUT TWO TERM VOLTAGE REFERENCE, 4.096 V, PBCY3 |
| LM9140BYZ-5.0 | 1-OUTPUT TWO TERM VOLTAGE REFERENCE, 5 V, PBCY3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM79GCP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Negative Adjustable Voltage Regulator |
| LM79L | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:3-Terminal Negative Regulators |
| LM79L00 | 制造商:FCI 制造商全稱:First Components International 功能描述:LM79L00 Series 3-Terminal Negative Output voltage Regulators |
| LM79L05 | 制造商:KEXIN 制造商全稱:Guangdong Kexin Industrial Co.,Ltd 功能描述:Three-terminal negative voltage regulator |
| LM79L05A | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:3-Terminal 0.1A Negative Voltage Regulator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。