- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385472 > LH7A404N0F000B3 (NXP Semiconductors N.V.) 32-Bit System-on-Chip PDF資料下載
參數(shù)資料
| 型號： | LH7A404N0F000B3 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 數(shù)學處理器 |
| 英文描述： | 32-Bit System-on-Chip |
| 封裝： | LH7A404N0F000B3<SOT1021-1 (LFBGA324)|<<http://www.nxp.com/packages/SOT1021-1.html<1<Always Pb-free,;LH7A404N0F092B3<SOT1021-1 (LFBGA324)|<<http://www.nxp.com/packages/SOT |
| 文件頁數(shù)： | 35/75頁 |
| 文件大?。?/td> | 1109K |
| 代理商： | LH7A404N0F000B3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
32-Bit System-on-Chip
LH7A404
Preliminary data sheet
35
NXP Semiconductors
AC Specifications
All signals described in Table 12 relate to transi-
tions following an internal reference clock signal.
The illustration in Figure 7 represents all cases of
these sets of measurement parameters.
The reference clock signals in this design are:
HCLK, internal System Bus clock (‘C’ in timing data)
PCLK, the Peripheral Bus clock
SSPCLK, the Synchronous Serial Port clock
UARTCLK, the UART Interface clock
LCDDCLK, the LCD Data clock from the
LCD Controller
ACBITCLK, the AC97 and ACI clock
SCLK, the Synchronous Memory clock.
All signal transitions are measured from the 50 %
point of the clock to the 50 % point of the signal.
For outputs from the LH7A404, tOVXXX (e.g. tOVA)
represents the amount of time for the output to become
valid from the rising edge of the reference clock signal.
Maximum requirements for tOVXXX are shown in
Table 12.
The signal tOHXXX (e.g. tOHA) represents the
amount of time the output must be held valid after the
rising edge of the reference clock signal. Minimum
requirements for tOHXXX are listed in Table 12.
For inputs, tISXXX (e.g. tISD) represents the
amount of setup time the input signal must be valid after
a valid address bus, or rising edge of the peripheral
clock. Maximum requirements for tISXXX are shown in
Table 12.
The signal tIHXXX (e.g. tIHD) represents the
amount of time the output must be held valid following
the rising edge of the reference clock signal. Minimum
requirements are shown in Table 12.
Figure 7. LH7A404 Signal Timing
REFERENCE
CLOCK
OUTPUT
SIGNAL (O)
INPUT
SIGNAL (I)
tOVXXX
tOHXXX
tISXXX tIHXXX
LH7A404-9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LH7A404N0F092B3 | 32-Bit System-on-Chip |
| LLNRK | LLNRK/LLSRK Series POWR-PRO Class RK1 |
| LLZ4V7 | 500mW Hermetically Sealed Glass Zener Voltage Regulators |
| LLZ43V | 500mW Hermetically Sealed Glass Zener Voltage Regulators |
| LLZ47V | 500mW Hermetically Sealed Glass Zener Voltage Regulators |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LH7A404N0F000B3,55 | 功能描述:ARM微控制器 - MCU LCD,USB FS/HOST,MMU,ADC,BGA324 RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LH7A404N0F000B3,551 | 制造商:NXP Semiconductors 功能描述: |
| LH7A404N0F000B3;55 | 功能描述:ARM微控制器 - MCU LCD USB FS/HOST MMU RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LH7A404N0F000B3;55 | 制造商:NXP Semiconductors 功能描述:IC 32BIT MCU 200MHZ LFBGA-324 |
| LH7A404N0F000B3-S | 功能描述:ARM微控制器 - MCU ARM9 LCD USB HOST RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。