參數(shù)資料
型號(hào)： KM416RD4C
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： Direct Rambus DRAM(Direct Rambus 動(dòng)態(tài)RAM)
中文描述： 直接Rambus公司的DRAM（動(dòng)態(tài)內(nèi)存直接Rambus公司）
文件頁數(shù)： 10/59頁
文件大?。?/td> 4654K
代理商： KM416RD4C
Page 11
KM416RD4C/KM418RD4C
Direct RDRAM
Revision 0.2 September 1998
TARGET
DQ Packet Timing
Figure Figure shows the timing relationship of COLC
packets with D and Q data packets. This document uses a
specific convention for measuring time intervals between
packets: all packets on the ROW and COL pins (ROWA,
ROWR, COLC, COLM, COLX) use the trailing edge of the
packet as a reference point, and all packets on the DQA/DQB
pins (D and Q) use the leading edge of the packet as a refer-
ence point.
An RD or RDA command will transmit a dualoct of read data
Q a time t
CAC
later. This time includes one to five cycles of
round-trip propagation delay on the Channel. The t
CAC
parameter may be programmed to a one of a range of values (
7, 8, 9, 10, 11, or 12 t
CYCLE
). The value chosen depends
upon the number of RDRAM devices on the Channel and the
RDRAM timing bin. See Figure 39 for more information.
A WR or WRA command will receive a dualoct of write data
D a time t
CWD
later. This time does not need to include the
round-trip propagation time of the Channel since the COLC
and D packets are traveling in the same direction.
When a Q packet follows a D packet (shown in the left half
of the figure), a gap (t
CAC
-t
CWD
) will automatically appear
between them because the t
CWD
value is always less than the
t
CAC
value. There will be no gap between the two COLC
packets with the WR and RD commands which schedule the
D and Q packets.
When a D packet follows a Q packet (shown in the right half
of the figure), no gap is needed between them because the
t
CWD
value is less than the t
CAC
value. However, , a gap of
t
CAC
-t
CWD
or greater must be inserted between the COLC
packets with the RD WR commands by the controller so the
Q and D packets do not overlap.
COLM Packet to D Packet Mapping
Figure Figure shows a write operation initiated by a WR
command in a COLC packet. If a subset of the 16 bytes of
write data are to be written, then a COLM packet is trans-
mitted on the COL pins a time t
RTR
after the COLC packet
containing the WR command. The M bit of the COLM
packet is set to indicate that it contains the MA and MB mask
fields. Note that this COLM packet is aligned with the COLC
packet which causes the write buffer to be retired. See
Figure 17 for more details.
If all 16 bytes of the D data packet are to be written, then no
further control information is required. The packet slot that
would have been used by the COLM packet (t
RTR
after the
COLC packet) is available to be used as an COLX packet.
This could be used for a PREX precharge command or for a
housekeeping command (this case is not shown). The M bit
is not asserted in an COLX packet and causes all 16 bytes of
the previous WR to be written unconditionally. Note that a
RD command will never need a COLM packet, and will
always be able to use the COLX packet option (a read opera-
tion has no need for the byte-write-enable control bits).
Figure Figure also shows the mapping between the MA and
MB fields of the COLM packet and bytes of the D packet on
the DQA and DQB pins. Each mask bit controls whether a
byte of data is written (=1) or not written (=0).
Figure 4 : Read (Q) and Write (D) Data Packet - Timing for t
CAC
= 7, 8, 9, 10, 11, or 12 t
CYCLE
CTM/CFM
DQA8..0
DQB8..0
COL4
..COL0
ROW2
..ROW0
T
0
T
4
T
8
T
12
T
1
T
5
T
9
T
13
T
2
T
6
T
10
T
14
T
3
T
7
T
11
T
15
T
16
T
20
T
24
T
28
T
17
T
21
T
25
T
29
T
18
T
22
T
26
T
30
T
19
T
23
T
27
T
31
T
32
T
36
T
40
T
44
T
33
T
37
T
41
T
45
T
34
T
38
T
42
T
46
T
35
T
39
T
43
T
47
D (D (d1)
RD b1
Q Q (a1)
WR a1
D (a1)
t
CWD
RD c1
Q (Q (a1)
t
CAC
-t
CWD
This gap on the DQA/DQB pins appears automatically
This gap on the COL pins must be inserted by the controller
t
CAC
-t
CWD
t
CAC
t
CAC
WWR d1
D (D (d1)
t
CWD
WWR d1
Q Q (c1)
WWR d1
D D (d1)
Q Q (c1)
Q Q (a1)
Q Q (b1)
相關(guān)PDF資料
PDF描述
KM416S1021CT-G7 512K x 16Bit x 2 Banks Synchronous DRAM with SSTL interface
KM416S1021CT-G8 512K x 16Bit x 2 Banks Synchronous DRAM with SSTL interface
KM416S1021CT-GS 512K x 16Bit x 2 Banks Synchronous DRAM with SSTL interface
KM416S1120D 512K x 16bit x 2 Banks Synchronous DRAM LVTTL
KM416S16230A 4M x 16Bit x 4 Banks Synchronous DRAM(4M x 16位 x4組同步動(dòng)態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM416RD4D 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
KM416RD8AC 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
KM416RD8AC(D)-RK70 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
KM416RD8AC(D)-RK80 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
KM416RD8AC(DB)-RCG60 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*