參數(shù)資料
型號： ISPCLOCK5600
廠商： Lattice Semiconductor Corporation
英文描述： In-System Programmable, Zero-Delay Clock Generator with Universal Fan-Out Buffer
中文描述： 在系統(tǒng)可編程，零延遲時鐘發(fā)生器通用扇出緩沖器
文件頁數(shù)： 5/47頁
文件大?。?/td> 871K
代理商： ISPCLOCK5600
Lattice Semiconductor
ispClock5600 Family Data Sheet
5
Performance Characteristics – Power Supply
DC Electrical Characteristics – Single-ended Logic
DC Electrical Characteristics – LVDS
Symbol
Parameter
Conditions
Typ.
Max.
Units
I
CCD
Core Supply Current
f
VCO
= 640MHz
150
160
mA
I
CCA
Analog Supply Current
f
VCO
V
CCO
V
CCO
V
CCO
V
CCO
V
CCJ
V
CCJ
V
CCJ
= 640MHz
5.5
7
mA
I
CCO
Output Driver Supply Current
(per Bank)
= 1.8V
= 2.5V
= 3.3V
= 3.3V
1
, LVCMOS
1
, LVCMOS
1
, LVCMOS
2
, LVDS
13
18
24
7.5
15
24
35
8
mA
I
CCJ
JTAG I/O Supply Current (static)
= 1.8V
= 2.5V
= 3.3V
200
300
300
300
400
400
μA
1. Supply current consumed by each bank, both outputs active, 18pF load, 320MHz output frequency.
2. Supply current consumed by each bank, 100
, 5pf differential load, 320MHz output frequency.
Logic Standard
V
IL
(V)
V
IH
(V)
V
OL
Max. (V) V
OH
V
Min. (V)
I
OL
(mA)
I
OH
(mA)
Min.
Max.
Min.
Max.
LVTTL/LVCMOS 3.3V
-0.3
0.8
2
3.6
0.4
CCO
- 0.4
4
1
-4
1
LVCMOS 1.8V
-0.3
0.35V
CCO
0.65V
CCO
3.6
0.4
V
CCO
- 0.4
4
1
-4
1
LVCMOS 2.5V
-0.3
0.7
1.7
3.6
0.4
V
CCO
- 0.4
4
1
-4
1
SSTL2 Class 1
-0.3
V
REF
V
REF
V
REF
- 0.18 V
REF
V
REF
V
REF
+ 0.18
3.6
0.54
2
V
CCO
V
CCO
V
CCO
- 0.81
2
7.6
-7.6
SSTL3 Class 1
-0.3
- 0.2
+ 0.2
3.6
0.9
2
- 1.3
2
8
-8
HSTL Class 1
-0.3
- 0.1
+ 0.1
3.6
0.4
3
- 0.4
3
8
-8
1. Speci
fi
ed for 50
2. Speci
fi
ed for 40
3. Speci
fi
ed for
internal series output termination.
internal series output termination.
internal series output termination.
≈
20
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Units
V
ICM
V
THD
V
IN
V
OH
V
OL
V
OD
V
V
OS
V
OS
I
SA
I
SAB
Common Mode Input Voltage
0.05
—
2.35
V
Differential Input Threshold
±100
—
—
mV
Input Voltage
0
—
2.4
V
Output High Voltage
R
T
= 100
—
1.375
1.60
V
Output Low Voltage
R
T
= 100
0.9
1.03
—
V
Output Voltage Differential
R
T
= 100
250
400
480
mV
OD
Change in V
OD
between H and L
—
—
50
mV
Output Voltage Offset
Common Mode Output Voltage
1.125
1.20
1.375
V
Change in V
OS
Between H and L
Output Short Circuit Current
—
—
50
mV
V
OD
= 0V, Outputs Shorted to GND
V
OD
= 0V, Outputs Shorted to Each Other
—
—
24
mA
Output Short Circuit Current
—
—
12
mA
相關(guān)PDF資料
PDF描述
ISPPAC-CLK5610V-01T100C In-System Programmable, Zero-Delay Clock Generator with Universal Fan-Out Buffer
ISPPAC-CLK5620V-01T100C LED Area Light; LED Color:Blue; Leaded Process Compatible:No; Light Emitting Area:80x80mm; Peak Reflow Compatible (260 C):No; Supply Current:250mA; Supply Voltage:24VDC; Wavelength:470nm
ISPPAC-CLK5620V-01T100I In-System Programmable, Zero-Delay Clock Generator with Universal Fan-Out Buffer
ISPPAC-CLK5610V-01T48C Spot Light; LED Color:Blue; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Supply Current:160mA; Supply Voltage:30VDC; Wavelength:470nm
ISPPAC-CLK5620V-01T48C LED Area Light; LED Color:Green; Leaded Process Compatible:No; Light Emitting Area:62x62mm; Peak Reflow Compatible (260 C):No; Supply Current:200mA; Supply Voltage:24VDC; Wavelength:525nm
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISPCLOCK5600A 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Enhanced Zero-Delay, Clock Generator with Universal Fan-Out Buffer
ISPCLOCK5610A 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Enhanced Zero-Delay, Clock Generator with Universal Fan-Out Buffer
ISPCLOCK5620A 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Enhanced Zero-Delay, Clock Generator with Universal Fan-Out Buffer
ISPD60 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DARLINGTON-NPN-OUTPUT DC-INPUT OPTOCOUPLER
ISPD60_10 制造商:ISOCOM 制造商全稱:ISOCOM 功能描述:NON BASE LEAD OPTICALLY COUPLED ISOLATOR PHOTODARLINGTON OUTPUT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*