- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370785 > HYE25L128160AC-7.5 (INFINEON TECHNOLOGIES AG) HEX DIE SET,.052/.068/.178/.25 PDF資料下載
參數(shù)資料
| 型號： | HYE25L128160AC-7.5 |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | HEX DIE SET,.052/.068/.178/.25 |
| 中文描述： | BJAWBMSpecialty DRAM的移動RAM |
| 文件頁數(shù)： | 13/50頁 |
| 文件大?。?/td> | 980K |
| 代理商： | HYE25L128160AC-7.5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
HYB/E 25L128160AC
128-MBit Mobile-RAM
INFINEON Technologies
13
2003-02
$XWR3UHFKDUJH
Two methods are available to precharge Mobile-RAMs. In an automatic precharge mode, the CAS
timing accepts one extra address, CA10, to determine whether the chip restores or not after the
operation. If CA10 is high when a Read Command is issued, the Read with Auto-Precharge function
is initiated. If CA10 is high when a Write Command is issued, the Write with Auto-Precharge function
is initiated. The Mobile-RAM automatically enters the precharge operation after
W
WR
(Write recovery
time) following the last data in.
3UHFKDUJH&RPPDQG
There is also a separate precharge command available. When RAS and WE are low and CAS is
high at a clock edge, it triggers the precharge operation. Three address bits, BA0, BA1 and A10 are
used to define banks as shown in the following list. The precharge command can be imposed one
clock before the last data out for CAS latency = 2 and two clocks before the last data out for CAS
latency = 3. Writes require a time delay
W
WR
from the last data out to apply the precharge command.
%DQN6HOHFWLRQE\$GGUHVV%LWV
%XUVW7HUPLQDWLRQ
Once a burst read or write operation has been initiated, there are several methods used to terminate
the burst operation prematurely. These methods include using another Read or Write Command to
interrupt an existing burst operation, using a Precharge Command to interrupt a burst cycle and
close the active bank, or using the Burst Stop Command to terminate the existing burst operation
but leave the bank open for future Read or Write Commands to the same page of the active bank.
When interrupting a burst with another Read or Write Command care must be taken to avoid DQ
contention. The Burst Stop Command, however, has the fewest restrictions making it the easiest
method to use when terminating a burst operation before it has been completed. If a Burst Stop
command is issued during a burst write operation, then any residual data from the burst write cycle
will be ignored. Data that is presented on the DQ pins before the Burst Stop Command is registered
will be written to the memory.
A10
BA0
BA1
0
0
0
Bank 0
0
0
1
Bank 1
0
1
0
Bank 2
0
1
1
Bank 3
1
x
x
all Banks
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYE25L128160AC-75 | 128-MBIT SYNCHRONOUS LOW-POWER DRAM IN CHIPSIZE PACKAGES |
| HYB25L512160AC-75 | 512MBit Mobile-RAM |
| HYB25L512160AC-7.5 | BJAWBMSpecialty DRAMs Mobile-RAM |
| HYB25L512160AC | 512MBit Mobile-RAM |
| HYB25M128160C | 128-Mbit direct RDRAM(128 Mbit 直接 RDRAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYE25L128160AC-8 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128-MBIT SYNCHRONOUS LOW-POWER DRAM IN CHIPSIZE PACKAGES |
| HYE25L256160AC | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256-Mbit Mobile-RAM |
| HYE25L256160AC-7.5 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:BJAWBMSpecialty DRAMs Mobile-RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。