- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385432 > HYB18H512321BF (QIMONDA) 512-Mbit GDDR3 Graphics RAM PDF資料下載
參數(shù)資料
| 型號： | HYB18H512321BF |
| 廠商： | QIMONDA |
| 英文描述： | 512-Mbit GDDR3 Graphics RAM |
| 中文描述： | 512兆GDDR3顯卡內(nèi)存 |
| 文件頁數(shù)： | 16/43頁 |
| 文件大?。?/td> | 1344K |
| 代理商： | HYB18H512321BF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
HYB18H512321BF
512-Mbit GDDR3
Internet Data Sheet
Rev. 1.1, 2007-09
05292007-WAU2-UU95
16
two least significant bits A0 and A1 which are set internally to the fixed value of zero each.Reserved states should not be used,
as unknown operation or incompatibility with future versions may result.
4.1.2
Burst type
Accesses within a given bank must be programmed to be sequential. This is done using the Mode Register Set command (A3).
This device does not support the burst interleave mode.
TABLE 8
Burst Definition
The value applied at the balls A0 and A1 for the column address is “Don’t care”.
4.1.3
CAS Latency
The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit
of output data.
If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available nominally coincident
with clock edge n+m.
The two Mode Register setups support different CAS Latencies in terms of clock cycles. The mid-range-speed Mode Register
supports latencies from 7 to 14. The high-speed Mode Register supports latencies from 10 to 17. The active Mode Register
setup is selected by Bit0 of EMRS2.
4.1.4
Write Latency
The WRITE latency, WL, is the delay, in clock cycles, between the registration of a WRITE command and the availability of the
first bit of input data.
TABLE 9
ON/OFF mode of DQ/DM receivers
The ON/OFF state of the DQ/DM receivers depends on the Write Latency. The dependence is given in
Table 9
.
Burst Length
Starting Column Address
Order of Accesses within a Burst
(Type = sequential)
A2 A1 A0
—
X
0
X
1
X
4
8
X
X
X
0-1-2-3
0-1-2-3-4-5-6-7
4-5-6-7-0-1-2-3
WL
DQ/DM-Receivers
3-4
5-6-7
Receivers are always on
Receivers are off and will be switched on by Write command and will be switched off again after
WL+BL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB18L128160BF | DRAMs for Mobile Applications 128-Mbit Mobile-RAM |
| HYB18L256160B | DRAMs for Mobile Applications 256-Mbit Mobile-RAM |
| HYMP112S64LMP8-C4 | DDR2 SDRAM SO-DIMM |
| HYMP112S64LMP8-C5 | DDR2 SDRAM SO-DIMM |
| HYMP112S64LMP8-E3 | BNC FEMALE TO RCA MALE COUPLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB18H512321BF-08/10 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:512-Mbit GDDR3 Graphics RAM |
| HYB18H512321BF-11/12/14 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:512-Mbit GDDR3 Graphics RAM |
| HYB18L128160BC-7.5 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:DRAMs for Mobile Applications 128-Mbit Mobile-RAM |
| HYB18L128160BC-75 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DRAMs for Mobile Applications |
| HYB18L128160BF | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:DRAMs for Mobile Applications 128-Mbit Mobile-RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。