參數(shù)資料
型號: HSP50415VI
廠商: INTERSIL CORP
元件分類: 通信及網(wǎng)絡
英文描述: CABLE ASSEMBLY; 75 OHM TNC MALE TO 75 OHM TNC MALE; 75 OHM, RG6A/U COAX
中文描述: SPECIALTY TELECOM CIRCUIT, PQFP100
封裝: 14 X 20 MM, PLASTIC, MQFP-100
文件頁數(shù): 23/29頁
文件大小: 229K
代理商: HSP50415VI
4-23
TABLE 20. DIGITAL LOOP FILTER CONTROL
ADDRESS = 06
H
BIT NO.
DESCRIPTION
RESET STATE
31
Reserved
0
30
Invert Phase Error
1
29
Invert Frequency Error
0
28
Disable Offset Frequency
1
27:16
Loop Filter Gains:
Bits 27:24 = lag[3:0]
Bits 23:20 = frq[3:0]
Bits 19:16 = lead[3:0]
000
H
15:1
Loop Filter Shifts:
Bits 15:11 = lag[4:0]
Bits 10:6 = frq[4:0]
Bits 5:1 = lead[4:0]
0000
H
0
Zero Loop Filter Accumulator
0
TABLE 21. LOCK DETECT CONTROL
ADDRESS = 07
H
BIT NO.
DESCRIPTION
RESET STATE
31
Use Analog PLL lock status bit for Lock Detection
0
30:28
Analog PLL VCO divider
000
B
= 1x
001
B
= 2x
010
B
= 4x
011
B
= 8x
100
B
= 16x
101
B
= 32x
000
B
27:26
Analog PLL CLK divider
00
B
= /1
01
B
= /2
10
B
= /4
11
B
= /8
00
B
25
Enable Analog PLL
0
24
Use Analog PLLCLK for CLK
0
23:3
Phase Error Threshold[20:0]
08000
H
2:1
Less than Threshold Increment
00
B
= + 0.0625
01
B
= + 0.125
10
B
= + 0.25
11
B
= + 0.50
00
B
0
Greater than Threshold Decrement
0 = -0.50
1 = -0.25
0
HSP50415
相關PDF資料
PDF描述
HSP50415EVAL1 HSP50415EVAL1 Evaluation Kit
HSP9501 Programmable Data Buffer(可編程數(shù)據(jù)緩沖器)
HSP9520 Multilevel Pipeline Registers
HSP9520CP Multilevel Pipeline Registers
HSP9520CS Multilevel Pipeline Registers
相關代理商/技術參數(shù)
參數(shù)描述
HSP50415VIZ 功能描述:調(diào)節(jié)器/解調(diào)器 W/ANL 100MQFP-40+85C PROGRAMABLE MODLTR RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel
HSP50A 制造商:JLWORLD 制造商全稱:JLWORLD 功能描述:SPEAKER SOUND GENERATORS
HSP50B 制造商:JLWORLD 制造商全稱:JLWORLD 功能描述:SPEAKER SOUND GENERATORS
HSP50SA8 制造商:RDI 功能描述:SPEAKER 2 ROUND 8 OHMS CLEAR FACE
HSP-50SA-8 制造商:RDI 功能描述:SPEAKER 2 ROUND 8 OHMS CLEAR FACE