參數(shù)資料
型號(hào)： HSP50415VI
廠商： INTERSIL CORP
元件分類： 通信及網(wǎng)絡(luò)
英文描述： CABLE ASSEMBLY; 75 OHM TNC MALE TO 75 OHM TNC MALE; 75 OHM, RG6A/U COAX
中文描述： SPECIALTY TELECOM CIRCUIT, PQFP100
封裝： 14 X 20 MM, PLASTIC, MQFP-100
文件頁(yè)數(shù)： 21/29頁(yè)
文件大?。?/td> 229K
代理商： HSP50415VI
4-21
TABLE 16. FIFO AND I/O CONTROL
ADDRESS = 02
H
BIT NO.
DESCRIPTION
RESET STATE
31:24
FIFO Frequency Term 4 Loop Filter <7:0>.
00
H
23
FIFO Full Stop Writing
0
22
FIFO Empty, Force 0 data
0
21:20
FIFO Threshold Mode
00
B
= Disable Threshold Logic and FIFOUnderFlow / FIFOOverFlow flags
01
B
= Enable Thresholds, Disable Symbol Rate Modifications
10
B
= Enable Thresholds and Modify Frequency Error Term
11
B
= Enable Thresholds and Force lag accumulator to Limit
00
B
19
FIFO TXEN Zero Data. (Function: If FIFO Reads are gated with TXEN Pin then force data out of FIFO
block to 0x0000 if TXEN is inactive.)
0
18
FIFO TXEN Enable Gated Write
0 = TXEN Pin gates writing to FIFO
1 = FIFO writes not gated by TXEN
0
17
FIFO TXEN Gated Read
0 = FIFO reads not gated by TXEN (reads begin after 2 FIFO locations written)
1 = TXEN Pin gates read from FIFO
0
16
FIFO Underflow/Empty Pin Function
0 = Output FIFO underflow status on Pin FEMPT
1 = Output FIFO empty status on Pin FEMPT
0
15
2XSYMCLK polarity
0
14
2XSYMCLK Three-State enable
0 = off
1 = enable output
0
13
FFULL, FIFO Full Output Enable
0
12
FOVRFL, FIFO Overflow Output Enable
0
11
FEMPT, FIFO Under/Empty Output Enable
0
10
LOCKDET Output Enable
0
9
SYSCLK/2 Output Enable
0
8
INTREQ Pin Output Enable
0
7
IOUT<13:0> Output Enable
0
6
QOUT<13:0> Output Enable
0
5
TXEN Polarity
0 = Active High
1 = Active Low
0
4
ISTRB Polarity.
0 = Active High (DIN<15:0> contains Isample when ISTRB is high)
1 = Active Low (DIN<15:0> contains Isample when ISTRB is low)
0
3
SYSCLK/2 polarity.
0 = IOUT<13:0>/QOUT<15:0> data out on falling edge
1 = IOUT<13:0>/QOUT<15:0> data out on rising edge
0
2
FIFO Gated Read No Address Reset
0
1
IDAC Power Enable
0
0
QDAC Power Enable
0
HSP50415
相關(guān)PDF資料
PDF描述
HSP50415EVAL1 HSP50415EVAL1 Evaluation Kit
HSP9501 Programmable Data Buffer(可編程數(shù)據(jù)緩沖器)
HSP9520 Multilevel Pipeline Registers
HSP9520CP Multilevel Pipeline Registers
HSP9520CS Multilevel Pipeline Registers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HSP50415VIZ 功能描述:調(diào)節(jié)器/解調(diào)器 W/ANL 100MQFP-40+85C PROGRAMABLE MODLTR RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel
HSP50A 制造商:JLWORLD 制造商全稱:JLWORLD 功能描述:SPEAKER SOUND GENERATORS
HSP50B 制造商:JLWORLD 制造商全稱:JLWORLD 功能描述:SPEAKER SOUND GENERATORS
HSP50SA8 制造商:RDI 功能描述:SPEAKER 2 ROUND 8 OHMS CLEAR FACE
HSP-50SA-8 制造商:RDI 功能描述:SPEAKER 2 ROUND 8 OHMS CLEAR FACE
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*