- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1996 > HI7188IN (Intersil)CONV A/D 16BIT 8:1 MUX 44-MQFP PDF資料下載
參數(shù)資料
| 型號： | HI7188IN |
| 廠商： | Intersil |
| 文件頁數(shù)： | 24/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | CONV A/D 16BIT 8:1 MUX 44-MQFP |
| 標準包裝： | 96 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 240 |
| 數(shù)據(jù)接口： | QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 50mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-QFP |
| 供應(yīng)商設(shè)備封裝： | 44-MQFP（10x10） |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 8 個差分，單極；8 個差分，雙極 |
9
Denitions
Integral Non-Linearity (INL) - This is the maximum
deviation of any digital code from a straight line passing
through the endpoints of the transfer function. The endpoints
of the transfer function are zero scale (a point 0.5 LSB below
the first code transition 000...000 and 000...001) and full scale
(a point 0.5 LSB above the last code transition 111...110 to
111...111).
Differential Non-Linearity (DNL) - This is the deviation
from the actual difference between midpoints and the ideal
difference between midpoints (1 LSB) for adjacent codes. If
this difference is equal to or more negative than 1 LSB, a
code will be missed.
Offset Error (VOS)- The offset error is the deviation of the first
code transition from the ideal input voltage (VIN - 0.5 LSB).
Full Scale Error (FSE) - The full scale error is the deviation
of the last code transition from the ideal input full-scale
voltage (VIN- + VREF/Gain - 1.5 LSB).
Input Span - The input span denes the minimum and
maximum input voltages the device can handle while still
calibrating properly for gain.
End of Scan (EOS) - The end of scan is a signal used to
indicate all active logical channels have been converted and
data is available to be read.
Line Noise Rejection - Line noise rejection is the ability to
attenuate (reject) signals at the frequency of power lines
typically 50Hz or 60Hz.
Physical/Logical Channel - A physical channel pertains to
channels which are directly connected to the device package
pins identified in the pinout. Logical channels are predefined
in the Channel Configuration Registers (CCR) with a physical
channels reference (address) being made by the user. Refer
to the Channel Configuration Registers section for examples.
FIGURE 5. DATA READ FROM HI7188
FIGURE 6. DATA READ FROM HI7188
Waveforms (Continued)
CS
SCLK
SDIO
SDO
tACC
1ST BIT
2ND BIT
tDV
SCLK
CS
EOS
SDIO
tEOS
8
7
6
5
1
HI7188
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI7190IP | IC ADC 24BIT PROGBL SER 20-PDIP |
| HI7191IP | IC ADC 24BIT PROGBL SER 20-PDIP |
| HI9P5701K-5 | CONV A/D 6BIT 30MSPS 18-SOIC |
| HMC700LP4E | IC FRACT-N PLL 16BIT 24QFN |
| HMC703LP4E | IC FRACT-N PLL W/SWEEPR 24QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI7188IP | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC 16BIT ADC 7188 DIP40 制造商:Harris Corporation 功能描述: |
| HI7190 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:null24-Bit, High Precision, Sigma Delta A/D Converter |
| HI7190 WAF | 制造商:Harris Corporation 功能描述: |
| HI7190_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:24-Bit, High Precision, Sigma Delta A/D Converter |
| HI7190EVAL | 功能描述:EVALUATION PLATFORM HI7190 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。