參數(shù)資料
型號： HI7188IN
廠商： Intersil
文件頁數(shù)： 11/24頁
文件大?。?/td> 0K
描述： CONV A/D 16BIT 8:1 MUX 44-MQFP
標(biāo)準(zhǔn)包裝： 96
位數(shù)： 16
采樣率（每秒）： 240
數(shù)據(jù)接口： QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 50mW
電壓電源： 模擬和數(shù)字，雙 ±
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 44-QFP
供應(yīng)商設(shè)備封裝： 44-MQFP（10x10）
包裝： 管件
輸入數(shù)目和類型： 8 個(gè)差分，單極；8 個(gè)差分，雙極
19
Detailed Register Descriptions
Instruction Register
The instruction register is an 8 bit register which is used
during a communications cycle for setting up read/write
operations. Below are the bit assignments.
R/W - Bit 7 of the Instruction Byte determines whether phase
2 of the communication cycle will be a read or write
operation. If R/W is logic 1, a write transfer will occur in
phase 2 of the communication cycle. If R/W is logic 0, a read
transfer will occur in phase 2 of the communication cycle.
NB1, NB0 - Bits 6 and 5 of the Instruction Byte determine the
number of bytes that will be transferred during phase 2 of a
communication cycle, if a register is selected for I/O access. If a
RAM is selected for IO access, these bits are don’t care. Any
number of bytes from 1 to 4 is allowed. See Tables 6 and 7.
RB - Bit 4 is used to determine the byte order when accessing
a RAM address. When accessing a RAM address, if RB = 1,
the data format is most significant byte first to least significant
byte. When accessing a RAM address, if RB = 0, the data
format is least significant byte first to most significant byte.
When accessing a register address, this bit is a don’t care.
A3, A2, A1, A0 - Bits 3 and 2 (A3 and A2) of the Instruction
Byte determine which of the three internal registers will be
accessed or if both bits are set (11b), that a RAM access is
active. For register addresses, bits 1 and 0 (A1 and A0)
determine which byte of that register will be accessed rst.
For RAM access (A3 = 1, A2 = 1), bits 1 and 0 (A1 and A0)
determine which RAM is the source or destination.
INSTRUCTION REGISTER (BYTE)
MSB
654321
LSB
R/W
NB1
NB0
RB
A3
A2
A1
A0
TABLE 6. MULTIPLE BYTE ACCESS BITS
NB1, NB0 IR [6:5]
DESCRIPTION
00
Transfer 1 Byte
01
Transfer 2 Bytes
10
Transfer 3 Bytes
11
Transfer 4 Bytes
TABLE 7. INTERNAL REGISTER ADDRESS
R/W
IR [7]
NB1,
NB0
IR [6:5]
A3, A2,
A1, A0
IR [3:0]
DESCRIPTION
0/1
00
0000
CR, start byte 0, 1 byte transfer
0/1
01
0000
CR, start byte 0, 2 byte transfer
0/1
00
0001
CR, start byte 1, 1 byte transfer
0/1
01
0001
CR, start byte 1, 2 byte transfer
0/1
00
0100
CCR #1, start byte 0, 1 byte transfer
0/1
00
0101
CCR #1, start byte 1, 1 byte transfer
0/1
00
0110
CCR #1, start byte 2, 1 byte transfer
0/1
00
0111
CCR #1, start byte 3, 1 byte transfer
0/1
01
0100
CCR #1, start byte 0, 2 byte transfer
0/1
01
0101
CCR #1, start byte 1, 2 byte transfer
0/1
01
0110
CCR #1, start byte 2, 2 byte transfer
0/1
01
0111
CCR #1, start byte 3, 2 byte transfer
0/1
10
0100
CCR #1, start byte 0, 3 byte transfer
0/1
10
0101
CCR #1, start byte 1, 3 byte transfer
0/1
10
0110
CCR #1, start byte 2, 3 byte transfer
0/1
10
0111
CCR #1, start byte 3, 3 byte transfer
0/1
11
0100
CCR #1, start byte 0, 4 byte transfer
0/1
11
0101
CCR #1, start byte 1, 4 byte transfer
0/1
11
0110
CCR #1, start byte 2, 4 byte transfer
0/1
11
0111
CCR #1, start byte 3, 4 byte transfer
0/1
00
1000
CCR #2, start byte 0, 1 byte transfer
0/1
00
1001
CCR #2, start byte 1, 1 byte transfer
0/1
00
1010
CCR #2, start byte 2, 1 byte transfer
0/1
00
1011
CCR #2, start byte 3, 1 byte transfer
0/1
01
1000
CCR #2, start byte 0, 2 byte transfer
0/1
01
1001
CCR #2, start byte 1, 2 byte transfer
0/1
01
1010
CCR #2, start byte 2, 2 byte transfer
0/1
01
1011
CCR #2, start byte 3, 2 byte transfer
0/1
10
1000
CCR #2, start byte 0, 3 byte transfer
0/1
10
1001
CCR #2, start byte 1, 3 byte transfer
0/1
10
1010
CCR #2, start byte 2, 3 byte transfer
0/1
10
1011
CCR #2, start byte 3, 3 byte transfer
0/1
11
1000
CCR #2, start byte 0, 4 byte transfer
0/1
11
1001
CCR #2, start byte 1, 4 byte transfer
0/1
11
1010
CCR #2, start byte 2, 4 byte transfer
0/1
11
1011
CCR #2, start byte 3, 4 byte transfer
0
xx
1100
Data
RAM
burst
transfer,
least
signicant byte rst, READ ONLY
0
xx
1100
Data
RAM
burst
transfer,
most
signicant byte rst, READ ONLY
0/1
xx
1101
Offset
RAM
burst
transfer,
least
signicant byte rst.
0/1
xx
1101
Offset
RAM
burst
transfer,
most
signicant byte rst.
0/1
xx
1110
Positive full scale RAM burst transfer,
least signicant byte rst.
0/1
xx
1110
Positive full scale RAM burst transfer,
most signicant byte rst.
0/1
xx
1111
Negative full scale RAM burst transfer,
least signicant byte rst.
0/1
xx
1111
Negative full scale RAM burst transfer,
most signicant byte rst.
TABLE 7. INTERNAL REGISTER ADDRESS (Continued)
R/W
IR [7]
NB1,
NB0
IR [6:5]
A3, A2,
A1, A0
IR [3:0]
DESCRIPTION
HI7188
相關(guān)PDF資料
PDF描述
HI7190IP IC ADC 24BIT PROGBL SER 20-PDIP
HI7191IP IC ADC 24BIT PROGBL SER 20-PDIP
HI9P5701K-5 CONV A/D 6BIT 30MSPS 18-SOIC
HMC700LP4E IC FRACT-N PLL 16BIT 24QFN
HMC703LP4E IC FRACT-N PLL W/SWEEPR 24QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HI7188IP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC 16BIT ADC 7188 DIP40 制造商:Harris Corporation 功能描述:
HI7190 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:null24-Bit, High Precision, Sigma Delta A/D Converter
HI7190 WAF 制造商:Harris Corporation 功能描述:
HI7190_06 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:24-Bit, High Precision, Sigma Delta A/D Converter
HI7190EVAL 功能描述:EVALUATION PLATFORM HI7190 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*