參數(shù)資料
型號： GS9092
廠商： Gennum Corporation
英文描述： GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
中文描述： GS9092 GenLINX - R的第三270Mb / s的串行SDI和DVB - ASI在內
文件頁數(shù)： 34/58頁
文件大?。?/td> 608K
代理商： GS9092
GS9092 Data Sheet
28202 - 2
September 2005
34 of 58
3.6 Data-Through Mode
The GS9092 may be configured by the application layer to operate as a simple
parallel-to-serial converter. In this mode, the device presents data to the output
buffer without performing any scrambling, encoding, or word-alignment.
Data-through mode is enabled only when both the SMPTE_BYPASS and
DVB_ASI pins are set low by the application layer.
3.7 Additional Processing Functions
The GS9092 contains an additional data processing block which is available in
SMPTE mode only (see
SMPTE Mode on page 32
).
3.7.1 Input Data Blank
The GS9092 can crop the video input data, where the cropped region is set to
blanking levels. All input video and ancillary data will be set to blanking levels by
the device, however, the TRS will be protected at all times.
When the BLANK pin is set LOW, the input video will be set to blanking levels until
the BLANK pin is re-asserted HIGH. When set HIGH, the input video will not be
blanked. This allows portions of the input video to be dynamically cropped, based
on the timing of the BLANK input.
The BLANK input should be synchronized to the PCLK unless the internal FIFO is
enabled and configured for video mode. If the FIFO is in video mode, the BLANK
input should not be used.
3.7.2 Automatic Video Standard Detection
The GS9092 can detect the input video standard by using the timing parameters
extracted from the received TRS ID words or supplied H, V, and F timing signals.
Total samples per line, active samples per line, total lines per field/frame and active
lines per field/frame are calculated and presented to the host interface via the four
RASTER_STRUCTURE registers (
Table 3-3
).
In addition to the RASTER_STRUCTURE registers, bit 4 of the
VIDEO_STANDARD register contains a status bit, STD_LOCK, which will be set
HIGH whenever the device has achieved full synchronization to the detected video
standard.
The STD_LOCK bit, as well as the RASTER_STRUCTURE registers will default to
zero under any of the following conditions:
NOTE: When the video data is removed, but the PCLK remains, the
VIDEO_STANDARD register will contain the last detected standard. To clear the
registers, the PCLK must be removed as well or the device must be reset.
RESET is LOW
SMPTE_BYPASS is LOW
相關PDF資料
PDF描述
GS9092-CNE3 GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GSC9620 P-CHANNEL ENHANCEMENT MODE POWER MOSFET
GSD2004S-V-GS08 DIODE 0.225 A, 300 V, 2 ELEMENT, SILICON, SIGNAL DIODE, TO-236AB, ROHS COMPLIANT, PLASTIC PACKAGE-3, Signal Diode
GSD2004S-V-GS18 DIODE 0.225 A, 300 V, 2 ELEMENT, SILICON, SIGNAL DIODE, TO-236AB, ROHS COMPLIANT, PLASTIC PACKAGE-3, Signal Diode
GSD2004W-V-GS18 DIODE 0.225 A, 300 V, SILICON, SIGNAL DIODE, ROHS COMPLIANT, PLASTIC PACKAGE-2, Signal Diode
相關代理商/技術參數(shù)
參數(shù)描述
GS9092A 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GS9092A_10 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Serializer for SDI and DVB-ASI
GS9092ACNE3 功能描述:RF, RFID, WIRELESS RoHS:是 類別:集成電路 (IC) >> 接口 - 串行器，解串行器 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 功能:解串器 數(shù)據(jù)速率:2.5Gbps 輸入類型:串行 輸出類型:并聯(lián) 輸入數(shù):- 輸出數(shù):24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應商設備封裝:64-TQFP-EP（10x10） 包裝:管件
GS9092ACNTE3 制造商:Semtech Corporation 功能描述:270Mb/s Transmitter for SDI & ASI
GS9092CNE3 制造商:Gennum Corporation 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*