參數(shù)資料
型號(hào)： GS9092
廠商： Gennum Corporation
英文描述： GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
中文描述： GS9092 GenLINX - R的第三270Mb / s的串行SDI和DVB - ASI在內(nèi)
文件頁(yè)數(shù)： 24/58頁(yè)
文件大?。?/td> 608K
代理商： GS9092
GS9092 Data Sheet
28202 - 2
September 2005
24 of 58
The application layer must start writing the first active pixel of the line into location
zero of memory. Therefore, the user should use the WR_RESET pin to reset the
FIFO write pointer prior to writing to the device.
NOTE: The BLANK signal must not be asserted in video mode.
3.3.2 DVB-ASI Mode
The internal FIFO is in DVB-ASI mode when the application layer sets the
FIFO_EN pin HIGH and the FIFO_MODE[1:0] bits in the IOPROC_DISABLE
register are configured to 01b. By default, the FIFO_MODE[1:0] bits are set to 01b
by the device whenever the DVB_ASI pin is set HIGH (i.e. the device is in DVB-ASI
mode); however, the application layer may program the FIFO_MODE[1:0] bits as
required.
Figure 3-3
shows the input and output signals of the FIFO when it is configured for
DVB-ASI Mode.
Figure 3-3: FIFO in DVB-ASI Mode
When operating in DVB-ASI mode, the GS9092's FIFO can be used for clock rate
interchange operation. 8-bit MPEG data as well as a K_IN control signal must be
written to the FIFO by the application layer. The MPEG data and control signal can
be simultaneously clocked into the FIFO at any rate using the rising edge of the
WR_CLK pin.
The 8-bit MPEG data stream may consist of only MPEG packets, or both MPEG
packets and special characters (such as the K28.5 stuffing characters). The
application layer must set K_IN HIGH whenever a special character is present in
the data stream, otherwise it should be LOW. The GS9092 uses the K_IN signal to
determine whether or not a given byte in the FIFO is an MPEG packet that needs
8b/10b encoded.
The INSSYNCIN pin should be grounded while operating the FIFO in DVB-ASI
mode.
The GS9092 internally reads the data out of the FIFO at the PCLK rate and adds
the necessary number of stuffing characters based on the FIFO status flags.
WR_CLK
K_IN
FIFO
(DVB-ASI Mode)
RD_CLK (PCLK)
Internal
Application Interface
8-bit MPEG Data
FIFO_FULL
FIFO_EMPTY
8-bit MPEG Data
K_IN
相關(guān)PDF資料
PDF描述
GS9092-CNE3 GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GSC9620 P-CHANNEL ENHANCEMENT MODE POWER MOSFET
GSD2004S-V-GS08 DIODE 0.225 A, 300 V, 2 ELEMENT, SILICON, SIGNAL DIODE, TO-236AB, ROHS COMPLIANT, PLASTIC PACKAGE-3, Signal Diode
GSD2004S-V-GS18 DIODE 0.225 A, 300 V, 2 ELEMENT, SILICON, SIGNAL DIODE, TO-236AB, ROHS COMPLIANT, PLASTIC PACKAGE-3, Signal Diode
GSD2004W-V-GS18 DIODE 0.225 A, 300 V, SILICON, SIGNAL DIODE, ROHS COMPLIANT, PLASTIC PACKAGE-2, Signal Diode
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS9092A 制造商:GENNUM 制造商全稱(chēng):GENNUM 功能描述:GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GS9092A_10 制造商:GENNUM 制造商全稱(chēng):GENNUM 功能描述:GenLINX III 270Mb/s Serializer for SDI and DVB-ASI
GS9092ACNE3 功能描述:RF, RFID, WIRELESS RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 串行器，解串行器 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 功能:解串器 數(shù)據(jù)速率:2.5Gbps 輸入類(lèi)型:串行 輸出類(lèi)型:并聯(lián) 輸入數(shù):- 輸出數(shù):24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:64-TQFP-EP（10x10） 包裝:管件
GS9092ACNTE3 制造商:Semtech Corporation 功能描述:270Mb/s Transmitter for SDI & ASI
GS9092CNE3 制造商:Gennum Corporation 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*