- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385302 > GM5060 (Electronic Theatre Controls, Inc.) GRAPHICS PROCESSING IC PROVIDING HIGH QUALITY IMAGES FOR LCD MONITORS PDF資料下載
參數(shù)資料
| 型號(hào)： | GM5060 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | GRAPHICS PROCESSING IC PROVIDING HIGH QUALITY IMAGES FOR LCD MONITORS |
| 中文描述： | 圖形處理芯片提供高品質(zhì)的圖像液晶顯示器 |
| 文件頁(yè)數(shù)： | 70/85頁(yè) |
| 文件大?。?/td> | 1375K |
| 代理商： | GM5060 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)當(dāng)前第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)
Genesis Microchip
gm5060 / gm5060-H Data Sheet
February 2002
C5060-DAT-01G
62
4
4
.
.
1
1
7
7
B
B
o
o
o
o
t
t
s
s
t
t
r
r
a
a
p
p
C
C
o
o
n
n
f
f
i
i
g
g
u
u
r
r
a
a
t
t
i
i
o
o
n
n
During hardware reset, the frame store address lines (FSADDR [13:0]) are configured as inputs.
On the de-assertion of reset (rising edge of RESETn), the value on the address lines is captured
by the gm5060. The designer should install a 10K pull-up resistor to indicate a ‘1’and connect to
ground to indicate a ‘0’. The captured values are latched into readable host registers. The value
on FSADDR [6:0] specifies the 2-wire host protocol device address.
Note:
All bootstrap pins must be connected to a known logic voltage and NOT be left floating.
Table 14. Bootstrap Signals
Shared With
Description
Name
I/O
ADDR(6:0)
I
FSADDR(6:0)
If using 2-wire protocol, this determines the chip address.
USER_BITS(4:0)
I
FSADDR(4:0)
If using 6-wire nibble protocol, these settings are available for reading from a
status register for any general-purpose user function. They are otherwise
unused by the IC.
Reserved
I
FSADDR5
If using 6-wire nibble protocol, bootstrap this bit to 0.
Reserved
I
FSADDR6
If using 6-wire nibble protocol, bootstrap this bit to 0.
HOST_PROTOCOL
I
FSADDR7
Selects the host interface protocol
0 = 2-wire protocol
1 = 6-wire (nibble) protocol (recommended)
USER_BITS(7:5)
I
FSADDR(10:8)
These settings are available for reading from a status register for any general-
purpose user function. They are otherwise unused by the IC
OCM_START
I
FSADDR11
Set to ‘0’
OCM_CLK
I
FSADDR13:12
Select over-sampling clock source for Host Interface and OCM.
00 = RCLK PLL / 2
10 = TCLK
00, 01 = EXTCLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GM5060-H | GRAPHICS PROCESSING IC PROVIDING HIGH QUALITY IMAGES FOR LCD MONITORS |
| GM5126 | DUAL INTERFACE ONPANEL SXGA LCD CONTROLLER WITH RSDS TRANSMITTER |
| GM76C88-70 | 8,192 X 8 BIT STATIC RAM |
| GM76C88 | 8,192 X 8 BIT STATIC RAM |
| GM76C88-10 | 8,192 X 8 BIT STATIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GM5060-H | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:GRAPHICS PROCESSING IC PROVIDING HIGH QUALITY IMAGES FOR LCD MONITORS |
| GM510K | 制造商:Mallory Sonalert Products Inc 功能描述:Cap Ceramic 51pF 500V SL 10% (6 X 4mm) Radial 6.4mm 85°C 制造商:Cornell Dubilier Electronics 功能描述:CERAMIC CAPACITOR - DISC |
| GM5110 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:XGA/SXGA LCD Controller |
| GM5110-H | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:XGA/SXGA LCD Controller |
| GM5115 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:ONPANEL LCD PANEL CONTROLLER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。