參數(shù)資料
型號(hào): GM5060
廠商: Electronic Theatre Controls, Inc.
英文描述: GRAPHICS PROCESSING IC PROVIDING HIGH QUALITY IMAGES FOR LCD MONITORS
中文描述: 圖形處理芯片提供高品質(zhì)的圖像液晶顯示器
文件頁(yè)數(shù): 25/85頁(yè)
文件大?。?/td> 1375K
代理商: GM5060
Genesis Microchip
gm5060 / gm5060-H Data Sheet
February 2002
C5060-DAT-01G
17
4
4
.
.
2
2
H
H
a
a
r
r
d
d
w
w
a
a
r
r
e
e
a
a
n
n
d
d
S
S
o
o
f
f
t
t
w
w
a
a
r
r
e
e
R
R
e
e
s
s
e
e
t
t
s
s
4.2.1 Hardware Reset
Hardware Reset is performed by holding the RESETn pin low for a minimum of 1μs after the
supply voltages are stable, as illustrated in Figure 9. A TCLK input (see Clock Options above)
must be applied during and after the reset. When the reset period is complete and RESETn is de-
asserted, the gm5060 follows an internal power up sequence:
1. All registers of all types are reset to their default state
2. Each clock domain is internally reset. The reset period remains asserted for 64 local clock
domain cycles following the de-assertion of RESETn.
3. The OCM_CLK domain operates at the T_CLK frequency during this period.
4. The RCLK PLL internally produces a 10x output clock (from TCLK reference).
5. The IC will wait for RCLK PLL to Lock and then switch the OCM_CLK to the bootstrap
selected clock.
6. The OCM will begin operating if bootstrapped to start operation after Hardware Reset,
otherwise it remains in reset until register enabled.
4.2.2 Software Reset
Software Reset is performed by programming the HOST_CONTROL register bit SOFT_RESET
= ’0’. The SOFT_RESET bit will self clear to ‘0’ upon completion of reset. The following
internal operations occur with software reset:
1. All active and status registers (i.e. the active part of PA bits, and CRO and RO bits unless
otherwise indicated) are reset to their default state. Pending and read/write registers remain
unaffected. PA, CRO, and RO bits are defined below:
PA
Pending and active read write bit.
Two registers are used to store these bits: a pending register and
an active register. The pending register is transferred to the active register on an update event. The
clock domain for each PA register is indicated within square brackets ‘[ ]’ in the register listing (e.g. the
active part of register 0x1B6 DISPLAY_CONTROL PA [DP_CLK] will be updated on an update event
synchronized to the rising edge of DP_CLK.)
Only the active register contents affect chip functionality. The active register bits are cleared to ‘0’,
unless otherwise specified, by software or hardware reset. The pending register bits are only cleared
by a hardware reset, and may be overwritten at any time.
Clearable read only status bit.
These are read only registers that may be cleared to ‘0’ when
overwritten with a ‘1’. This type is most commonly used for interrupt status registers. These are
cleared to ‘0’ by both software and hardware reset.
Read only status bit.
These are read only registers. No effect to the chip will occur if an attempt is
made to write to these bits
CRO
RO
2. Each clock domain in the gm5060 is internally reset for 64 local clock domain cycles, before
returning to normal operation.
Software Reset will NOT reset the analog components of the RCLK PLL, FCLK PLL, SDDS,
DDDS, DVI, or ADC blocks. Software reset does not affect the IFM.
相關(guān)PDF資料
PDF描述
GM5060-H GRAPHICS PROCESSING IC PROVIDING HIGH QUALITY IMAGES FOR LCD MONITORS
GM5126 DUAL INTERFACE ONPANEL SXGA LCD CONTROLLER WITH RSDS TRANSMITTER
GM76C88-70 8,192 X 8 BIT STATIC RAM
GM76C88 8,192 X 8 BIT STATIC RAM
GM76C88-10 8,192 X 8 BIT STATIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GM5060-H 制造商:未知廠家 制造商全稱:未知廠家 功能描述:GRAPHICS PROCESSING IC PROVIDING HIGH QUALITY IMAGES FOR LCD MONITORS
GM510K 制造商:Mallory Sonalert Products Inc 功能描述:Cap Ceramic 51pF 500V SL 10% (6 X 4mm) Radial 6.4mm 85°C 制造商:Cornell Dubilier Electronics 功能描述:CERAMIC CAPACITOR - DISC
GM5110 制造商:未知廠家 制造商全稱:未知廠家 功能描述:XGA/SXGA LCD Controller
GM5110-H 制造商:未知廠家 制造商全稱:未知廠家 功能描述:XGA/SXGA LCD Controller
GM5115 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ONPANEL LCD PANEL CONTROLLER