- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385302 > GM5060 (Electronic Theatre Controls, Inc.) GRAPHICS PROCESSING IC PROVIDING HIGH QUALITY IMAGES FOR LCD MONITORS PDF資料下載
參數(shù)資料
| 型號(hào)： | GM5060 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | GRAPHICS PROCESSING IC PROVIDING HIGH QUALITY IMAGES FOR LCD MONITORS |
| 中文描述： | 圖形處理芯片提供高品質(zhì)的圖像液晶顯示器 |
| 文件頁(yè)數(shù)： | 49/85頁(yè) |
| 文件大小： | 1375K |
| 代理商： | GM5060 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)
Genesis Microchip
gm5060 / gm5060-H Data Sheet
February 2002
C5060-DAT-01G
41
devices needed and the possible DRAM configurations. The output is assumed to be UXGA
60Hz.
Table 13. Framestore Bandwidth and Data Widths
DRAM Configuration
Input
Format
Input
Pixel Clock
Required
DRAM
Storage
(1)
Required
DRAM Bandwidth
(Average)
Speed
(3)
Data
Width
Devices
UXGA 60Hz
162 MHz
44.0 Mbits
5478 Mbits/s
132 MHz
48 bits
1 @ 1M x 16 and 1 @ 1M x 32
OR
3 @ 1M x 16
NOTE 1: The input is assumed to be “single-buffered” in the DRAM
NOTE 2: The display frame rate is assumed to be 60 Hz.
NOTE 3: Internal FIFOs are used to line spread and reduce bandwidth requirements. This allows for a 132 MHz FCLK.
The FCLK PLL synthesizes the F_CLK to drive the FRC logic and Framestore Interface
Clock. The FCLK PLL must be programmed such that: F_CLK < (DCLK x 3). This
restriction should impose no functional limitations.
4.10.4 SDRAM Power On Sequence
SDRAM devices have a power-on sequence that must be performed before they can be reliably
accessed. This consists of a pre-charge cycle, 20 refresh cycles, and a MRS cycle. (The MRS –
mode register setting – programs the DRAM for burst size, access latency, etc.) The gm5060
automatically performs this sequence.
4.10.5 SDRAM Power Down
SDRAM devices typically have a low power, non-operational mode. The gm5060 supports this
feature by providing a power down sequence controller, enabled via a host-programmed register.
This feature should always be used before disabling the framestore interface. A soft reset is
required after bringing the SDRAMs back from power-down mode.
4.10.6 Pan and Crop Operations
Pan and Crop is a function that may be implemented in the Active Window Decoder or via the
frame store controller. The frame store controller may be programmed to extract a rectangular
portion of the stored image. This rectangular portion of the image may be displayed at native
resolution, or scaled to the display resolution. Note that frame tear may result if a single frame
buffer is used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GM5060-H | GRAPHICS PROCESSING IC PROVIDING HIGH QUALITY IMAGES FOR LCD MONITORS |
| GM5126 | DUAL INTERFACE ONPANEL SXGA LCD CONTROLLER WITH RSDS TRANSMITTER |
| GM76C88-70 | 8,192 X 8 BIT STATIC RAM |
| GM76C88 | 8,192 X 8 BIT STATIC RAM |
| GM76C88-10 | 8,192 X 8 BIT STATIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GM5060-H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:GRAPHICS PROCESSING IC PROVIDING HIGH QUALITY IMAGES FOR LCD MONITORS |
| GM510K | 制造商:Mallory Sonalert Products Inc 功能描述:Cap Ceramic 51pF 500V SL 10% (6 X 4mm) Radial 6.4mm 85°C 制造商:Cornell Dubilier Electronics 功能描述:CERAMIC CAPACITOR - DISC |
| GM5110 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:XGA/SXGA LCD Controller |
| GM5110-H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:XGA/SXGA LCD Controller |
| GM5115 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ONPANEL LCD PANEL CONTROLLER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。