- 您現(xiàn)在的位置：買賣IC網 > PDF目錄370260 > FW322 1394A PCI PHY/Link Open Host Controller Interface PDF資料下載
參數(shù)資料
| 型號： | FW322 |
| 英文描述： | 1394A PCI PHY/Link Open Host Controller Interface |
| 中文描述： | 1394A端口物理層的PCI /鏈接開放主機控制器接口 |
| 文件頁數(shù)： | 3/148頁 |
| 文件大小： | 1723K |
| 代理商： | FW322 |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁
Lucent Technologies Inc.
3
Data Sheet, Rev. 1
February 2001
FW322
1394A PCI PHY/Link Open Host Controller Interface
Table of Contents
(continued)
Contents
Page
Interrupt Event Register ...................................................................................................................................85
Interrupt Mask Register ....................................................................................................................................88
Isochronous Transmit Interrupt Event Register ................................................................................................90
Isochronous Transmit Interrupt Mask Register ................................................................................................92
Isochronous Receive Interrupt Event Register .................................................................................................93
Isochronous Receive Interrupt Mask Register .................................................................................................95
Fairness Control Register ................................................................................................................................96
Link Control Register ........................................................................................................................................98
Node Identification Register ...........................................................................................................................100
PHY Core Layer Control Register ..................................................................................................................102
Isochronous Cycle Timer Register .................................................................................................................104
Asynchronous Request Filter High Register ..................................................................................................106
Asynchronous Request Filter Low Register ...................................................................................................109
Physical Request Filter High Register ............................................................................................................112
Physical Request Filter Low Register ............................................................................................................115
Asynchronous Context Control Register ........................................................................................................118
Asynchronous Context Command Pointer Register .......................................................................................120
Isochronous Transmit Context Control Register ............................................................................................122
Isochronous Transmit Context Command Pointer Register ...........................................................................124
Isochronous Receive Context Control Register .............................................................................................126
Isochronous Receive Context Command Pointer Register ............................................................................128
Isochronous Receive Context Match Register ...............................................................................................130
FW322 Vendor-Specific Registers .................................................................................................................132
Isochronous DMA Control ..............................................................................................................................133
Asynchronous DMA Control ...........................................................................................................................134
Link Options ...................................................................................................................................................135
Crystal Selection Considerations ..........................................................................................................................137
Load Capacitance ..........................................................................................................................................137
Board Layout ..................................................................................................................................................137
Electrical Characteristics ......................................................................................................................................138
Timing Characteristics ..........................................................................................................................................140
Internal Register Configuration .............................................................................................................................141
PHY Core Register Map for Cable Environment ............................................................................................141
PHY Core Register Fields for Cable Environment .........................................................................................142
Outline Diagrams ..................................................................................................................................................147
120-Pin TQFP ................................................................................................................................................147
Figure
Page
Figure 1. FW322 Functional Block Diagram .............................................................................................................7
Figure 2. PHY Core Block Diagram ........................................................................................................................11
Figure 3. Pin Assignments for FW322 ....................................................................................................................12
Figure 4. Application Schematic for FW322 ...........................................................................................................18
相關PDF資料 |
PDF描述 |
|---|---|
| FW323 | 1394A PCI PHY/Link Open Host Controller Interface |
| FW32305 | 1394A PCI PHY/Link Open Host Controller Interface |
| FW352 | |
| FW501 | TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 7A I(D) | SO |
| FW801A | Low-Power PHY IEEE 1394A-2000 One-Cable Transceiver/Arbiter Device |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| FW32206 | 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface |
| FW322061394 | 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface |
| FW32206T100 | 制造商:AGERE 制造商全稱:AGERE 功能描述:1394a PCI PHY/Link Open Host Controller |
| FW323 | 制造商:AGERE 制造商全稱:AGERE 功能描述:1394A PCI PHY/Link Open Host Controller Interface |
| FW32305 | 制造商:AGERE 制造商全稱:AGERE 功能描述:1394A PCI PHY/Link Open Host Controller Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。