參數(shù)資料
型號: FW322
英文描述: 1394A PCI PHY/Link Open Host Controller Interface
中文描述: 1394A端口物理層的PCI /鏈接開放主機控制器接口
文件頁數(shù): 15/148頁
文件大?。?/td> 1723K
代理商: FW322
Lucent Technologies Inc.
15
Data Sheet, Rev. 1
February 2001
FW322
1394A PCI PHY/Link Open Host Controller Interface
Pin Information
(continued)
Table 1. Pin Decriptions
(continued)
Pin
82
83
84
Symbol*
PC2
PC1
PC0
* Active-low signals within this document are indicated by an N following the symbol names.
Type
I
Description
Power-Class Indicators.
On hardware reset, these
inputs set the default value of the power class indicated
during self-ID. These bits can be programmed by tying
the signals to V
DD
(high) or to ground (low).
Link On.
Signal from the internal PHY core to the
internal link core. This signal is provided as an output
for use in legacy power management systems.
Link Power Status.
Signal from the internal link core to
the internal PHY core. LPS is provided as an output for
use in legacy power management systems.
No Connect.
Power.
Cable Power Status.
CPS is normally connected to the
cable power through a 400 k
resistor. This circuit
drives an internal comparator that detects the presence
of cable power. This information is maintained in one
internal register and is available to the LLC by way of a
register read (see
IEEE
1394a-2000,
Standard for a
High Performance Serial Bus
(Supplement)).
Analog Circuit Ground.
All V
SSA
signals should be
tied together to a low-impedance ground plane.
Analog Circuit Power.
V
DDA
supplies power to the
analog portion of the device.
Analog Circuit Ground.
All V
SSA
signals should be
tied together to a low-impedance ground plane.
Analog Circuit Ground.
All V
SSA
signals should be
tied together to a low-impedance ground plane.
Analog Circuit Ground.
V
DDA
supplies power to the
analog portion of the device.
Port 1, Port Cable Pair B.
TPB1± is the port B connec-
tion to the twisted-pair cable. Board traces from each
pair of positive and negative differential signal pins
should be kept matched and as short as possible to the
external load resistors and to the cable connector.
Port 1, Port Cable Pair A.
TPA1± is the port A connec-
tion to the twisted-pair cable. Board traces from each
pair of positive and negative differential signal pins
should be kept matched and as short as possible to the
external load resistors and to the cable connector.
Port 1, Twisted-Pair Bias.
TPBIAS1 provides the
1.86 V nominal bias voltage needed for proper opera-
tion of the twisted-pair cable drivers and receivers and
for sending a valid cable connection signal to the
remote nodes.
85
LKON
O
86
LPS
O
87
88
89
NC
V
DD
CPS
I
90
V
SSA
91
V
DDA
92
V
SSA
93
V
SSA
94
V
DDA
95
TPB1
Analog I/O
96
TPB1+
97
TPA1
Analog I/O
98
TPA1+
99
TPBIAS1
Analog I/O
相關(guān)PDF資料
PDF描述
FW323 1394A PCI PHY/Link Open Host Controller Interface
FW32305 1394A PCI PHY/Link Open Host Controller Interface
FW352
FW501 TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 7A I(D) | SO
FW801A Low-Power PHY IEEE 1394A-2000 One-Cable Transceiver/Arbiter Device
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW32206 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface
FW322061394 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface
FW32206T100 制造商:AGERE 制造商全稱:AGERE 功能描述:1394a PCI PHY/Link Open Host Controller
FW323 制造商:AGERE 制造商全稱:AGERE 功能描述:1394A PCI PHY/Link Open Host Controller Interface
FW32305 制造商:AGERE 制造商全稱:AGERE 功能描述:1394A PCI PHY/Link Open Host Controller Interface