參數(shù)資料
型號(hào)： FDC37B78X
廠商： STANDARD MICROSYSTEMS CORP
元件分類： 外設(shè)及接口
英文描述： Enhanced Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR
中文描述： MULTIFUNCTION PERIPHERAL, PQFP128
封裝： QFP-128
文件頁數(shù)： 152/258頁
文件大小： 1091K
代理商： FDC37B78X
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁當(dāng)前第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁
152
ACPI/PME/SMI FEATURES
ACPI Features
The FDC37B78x supports ACPI as described in
this section. These features comply with the
ACPI Specification, Revision 1.0.
Legacy/ACPI Select Capability
This capability consists of an SMI/SCI switch
which is required in a system that supports both
legacy and ACPI power management models.
This is due to the fact that the system software
for legacy power management consists of the
SMI interrupt handler while for ACPI it consists
of the ACPI driver (SCI interrupt handler). This
support uses Logical Device A at 0x0A to hold
the address pointers to the ACPI power
management register block, PM1_BLK, which
consists of run-time registers. Included in the
PM1_BLK is an enable bit, SCI_EN, to allow the
SCI interrupt to be generated upon an enabled
SCI event. This SCI interrupt can be switched
out to the nPME/SCI pin or routed to one of the
parallel interrupts, IRQ11, or any Serial IRQ
frame. Note that the Serial IRQ is not available
under V
TR
power. The polarity and output type
(open collector or push-pull) of the SCI is
selected through the IRQ MUX Register.
The software power management events (those
that generate an SMI in legacy mode and an
SCI in ACPI mode) are controlled by the
EN_SMI and SCI_EN bits. The SCI enable bit,
SCI_EN, is located in the PM1_CNTRL register,
bit 0. This bit is used in conjunction with
EN_SMI, bit 7 of the SMI enable register 2, to
enable either SCI or SMI (or both). For legacy
power management, the EN_SMI bit is used; if
set, it routes the power management events to
the SMI interrupt logic. For ACPI power
management, the SCI_EN bit is used; if set, it
routes the power management events to the SCI
interrupt logic.
Power Button With Override
The power button has a status and and enable
bit in the PM1_BLK of registers to provide an
SCI upon the button press. The power button
can also turn the system on and off through the
soft power management logic. The power
button also has an override event as required by
the ACPI specification. See The Soft Power
Management Section. This override event is
described as follows: If the user presses the
power button for more than 4 seconds while the
system is in the working state, a hardware event
is generated and the system will transition to the
off state. There are status and enable bits
associated with this feature in the PM1_BLK
registers.
RTC Alarm
The ACPI specification requires that the RTC
alarm generate a hardware wake-up event from
the sleeping state. The RTC alarm event can be
enabled as both a PME and an SCI event
through bits in the PM1_BLK of registers. In
addition, the can also turn the system on due to
the RTC alarm through the soft power
management logic.
There is a bit in the PME Enable Register and
the PME Status Register 1 to enable the RTC
alarm event as a nPME event and to read its
status. The status bit is set when the RTC
generates an alarm event and is cleared by
writing a 1 to this bit (writing a 0 has no effect).
When the RTC generates an alarm event, the
RTC_PME_STS bit will be set. If the
RTC_PME_EN bit is set, an RTC PME power
management event will be generated.
For SCI, the RTC_STS and RTC_EN bits are in
the PM1_STS and PM1_EN registers.
相關(guān)PDF資料
PDF描述
FDC37B80X PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
FDC37C665IR 3/5 Volt Advanced High-Performance Multi-Mode Parallel Port Super I/O Floppy Disk Controller with Infranred Support
FDC37C665GT High-Performance Multi-Mode Parallel Port Super I/O Floppy Disk Controllers
FDC37C666GT High-Performance Multi-Mode Parallel Port Super I/O Floppy Disk Controllers
FDC37C67X ENHANCED SUPER I/O CONTROLLER WITH FAST IR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FDC37B78X_07 制造商:SMSC 制造商全稱:SMSC 功能描述:Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR
FDC37B802 制造商:Rochester Electronics LLC 功能描述:
FDC37B802QFP 制造商:Rochester Electronics LLC 功能描述:- Bulk
FDC37B802QFP WAF 制造商:SMSC 功能描述:
FDC37B807QFP 制造商:SMSC 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*