- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16426 > EVAL-ADAU1401EBZ (Analog Devices Inc)BOARD EVAL FOR ADAU1401 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADAU1401EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 41/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR ADAU1401 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SigmaDSP® |
| 主要目的： | 音頻編解碼器 |
| 嵌入式： | 是，DSP |
| 已用 IC / 零件： | ADAU1401 |
| 主要屬性： | 在 50-MIPS 時的 28/56 位音頻處理器，2 ADC，4 DAC |
| 次要屬性： | 均衡，交叉，低音增強，多頻帶動態(tài)處理，延遲等 |
| 已供物品： | 2 個板，線纜，電源 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADAU1401
Data Sheet
Rev. C | Page 46 of 52
The serial data clocks need to be synchronous with the ADAU1401
master clock input.
The input control register allows control of clock polarity and
data input modes. The valid data formats are I2S, left-justified,
right-justified (24-/20-/18-/16-bit), and 8-channel TDM. In all
modes except for the right-justified modes, the serial port accepts
an arbitrary number of bits up to a limit of 24. Extra bits do not
cause an error, but they are truncated internally. Proper operation
of the right-justified modes requires that there be exactly 64 BCLKs
per audio frame. The TDM data is input on SDATA_IN0. The
LRCLK in TDM mode can be input to the ADAU1401 either as
a 50/50 duty cycle clock or as a bit-wide pulse.
In TDM mode, the ADAU1401 can be a master for 48 kHz and
96 kHz data, but not for 192 kHz data. Table 64 lists the modes
in which the serial output port can function.
Table 64. Serial Output Port Master/Slave Mode Capabilities
fS
2-Channel Modes
(I2S, Left Justified,
Right Justified)
8-Channel TDM
48 kHz
Master and slave
96 kHz
Master and slave
192 kHz
Master and slave
Slave only
The output control registers allow the user to control clock
polarities, clock frequencies, clock types, and data format. In all
modes except for the right-justified modes (MSB delayed by 8,
12, or 16 bits), the serial port accepts an arbitrary number of
bits up to a limit of 24. Extra bits do not cause an error, but are
truncated internally. Proper operation of the right-justified modes
requires the LSB to align with the edge of the LRCLK. The default
settings of all serial port control registers correspond to 2-channel
I2S mode. All register settings apply to both master and slave
modes unless otherwise noted.
The function of each multipurpose pin in serial data port mode
is shown in Table 65. Pin MP0 to Pin MP5 support digital data
input to the ADAU1401, and Pin MP6 to Pin MP11 handle digital
data output from the DSP. The configuration of the serial data
input port is set in the serial input control register (Table 51), and
the configuration of the corresponding output port is controlled
with the serial output control register (Table 49). The clocks of
the input port function only as slaves, whereas the output port
clocks can be set to function as either masters or slaves. The
INPUT_LRCLK (MP4) and INPUT_BCLK (MP5) pins are
used to clock the SDATA_INx (MP0 to MP3) signals, and the
OUTPUT_LRCLK (MP10) and OUTPUT_BCLK (MP11) pins
are used to clock the SDATA_OUTx (MP6 to MP9) signals.
If an external ADC is connected as a slave to the ADAU1401,
use both the input and output port clocks. The OUTPUT_LRCLK
(MP10) and OUTPUT_BCLK (MP11) pins must be set to master
mode and connected externally to the INPUT_LRCLK (MP4)
and INPUT_BCLK (MP5) pins as well as to the external ADC
clock input pins. The data is output from the external ADC into
the SigmaDSP on one of the four SDATA_INx pins (MP0 to MP3).
Connections to an external DAC are handled exclusively with the
output port pins. The OUTPUT_LRCLK and OUTPUT_BCLK
pins can be set to function as either masters or slaves, and the
SDATA_OUTx pins are used to output data from the SigmaDSP
to the external DAC.
Table 66 describes the proper configurations for standard audio
data formats.
Table 65. Multipurpose Pin Serial Data Port Functions
Multipurpose Pin
Function
MP0
SDATA_IN0/TDM_IN
MP1
SDATA_IN1
MP2
SDATA_IN2
MP3
SDATA_IN3
MP4
INPUT_LRCLK (slave only)
MP5
INPUT_BCLK (slave only)
MP6
SDATA_OUT0/TDM_OUT
MP7
SDATA_OUT1
MP8
SDATA_OUT2
MP9
SDATA_OUT3
MP10
OUTPUT_LRCLK (master or slave)
MP11
OUTPUT_BCLK (master or slave)
Table 66. Data Format Configurations
Format
LRCLK Polarity
LRCLK
Type
BCLK Polarity
MSB Position
Frame begins on falling edge
Clock
Data changes on falling edge
Delayed from LRCLK edge
by 1 BCLK
Left-Justified (Figure 33)
Frame begins on rising edge
Clock
Data changes on falling edge
Aligned with LRCLK edge
Right-Justified (Figure 34)
Frame begins on rising edge
Clock
Data changes on falling edge
Delayed from LRCLK edge
by 8, 12, or 16 BCLKs
TDM with Clock (Figure 35)
Frame begins on falling edge
Clock
Data changes on falling edge
Delayed from start of word clock
by 1 BCLK
TDM with Pulse (Figure 36)
Frame begins on rising edge
Pulse
Data changes on falling edge
Delayed from start of word clock
by 1 BCLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EMC06DREN-S93 | CONN EDGECARD 12POS .100 EYELET |
| EVAL-ADAU1446EBZ | BOARD EVAL FOR ADAU1446 |
| GEA22DTMT | CONN EDGECARD 44POS R/A .125 SLD |
| EMC06DREH-S93 | CONN EDGECARD 12POS .100 EYELET |
| LK2125R27M-T | INDUCTOR MULTILAYER .27UH 0805 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADAU1401-EBZ | 制造商:Analog Devices 功能描述:EVALUATION KIT ((NS)) |
| EVAL-ADAU1442EBZ | 功能描述:BOARD EVAL FOR ADAU1442 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-ADAU1446EBZ | 功能描述:BOARD EVAL FOR ADAU1446 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-ADAU1590EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| EVAL-ADAU1592EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For ADAU1592 制造商:Analog Devices 功能描述:EVAL BOARD - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。