參數(shù)資料
型號: EDE5108AJBG-8E-E
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: 512M bits DDR2 SDRAM
中文描述: 64M X 8 DDR DRAM, 0.4 ns, PBGA60
封裝: ROHS COMPLIANT, FBGA-60
文件頁數(shù): 7/77頁
文件大?。?/td> 589K
代理商: EDE5108AJBG-8E-E
EDE5108AJBG, EDE5116AJBG
Preliminary Data Sheet E1044E20 (Ver. 2.0)
7
AC Overshoot/Undershoot Specification
Parameter
Pins
Specification
Unit
Maximum peak amplitude allowed for overshoot
Command, Address,
CKE, ODT
0.5
V
Maximum peak amplitude allowed for undershoot
Maximum overshoot area above VDD
DDR2-800
DDR2-667
Maximum undershoot area below VSS
DDR2-800
DDR2-667
0.5
V
0.66
V-ns
0.8
V-ns
0.66
V-ns
0.8
V-ns
Maximum peak amplitude allowed for overshoot
CK, /CK
0.5
V
Maximum peak amplitude allowed for undershoot
Maximum overshoot area above VDD
DDR2-800, 667
Maximum undershoot area below VSS
DDR2-800, 667
Maximum peak amplitude allowed for overshoot
0.5
V
0.23
V-ns
0.23
V-ns
DQ, DQS, /DQS,
UDQS, /UDQS,
LDQS, /LDQS,
RDQS, /RDQS,
DM, UDM, LDM
0.5
V
Maximum peak amplitude allowed for undershoot
0.5
V
Maximum overshoot area above VDDQ
DDR2-800, 667
Maximum undershoot area below VSSQ
DDR2-800, 667
0.23
V-ns
0.23
V-ns
Maximum amplitude
Overshoot area
Undershoot area
Volts (V)
Time (ns)
VDD, VDDQ
VSS, VSSQ
Overshoot/Undershoot Definition
相關(guān)PDF資料
PDF描述
EDE5116AJBG 512M bits DDR2 SDRAM
EDE5116AJBG-6E-E 512M bits DDR2 SDRAM
EDE5116AJBG-8E-E 512M bits DDR2 SDRAM
EDE702 Serial LCD Interface IC
EDI8808CB HIGH SPEED, LOW POWER 64K MONOLITHIC SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDE5108AJSE 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM
EDE5108AJSE-6E-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM
EDE5108AJSE-8E-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM
EDE5108GASA 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR-II SDRAM
EDE5108GASA-4A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR-II SDRAM