- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384280 > EDE5108AJBG-8E-E (ELPIDA MEMORY INC) 512M bits DDR2 SDRAM PDF資料下載
參數(shù)資料
| 型號： | EDE5108AJBG-8E-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 512M bits DDR2 SDRAM |
| 中文描述： | 64M X 8 DDR DRAM, 0.4 ns, PBGA60 |
| 封裝： | ROHS COMPLIANT, FBGA-60 |
| 文件頁數(shù)： | 26/77頁 |
| 文件大?。?/td> | 589K |
| 代理商： | EDE5108AJBG-8E-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
EDE5108AJBG, EDE5116AJBG
Preliminary Data Sheet E1044E20 (Ver. 2.0)
26
DM, UDM and LDM (input pins)
DM is an input mask signal for write data. Input data is masked when DM is sampled high coincident with that input
data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM
loading matches the DQ and DQS loading.
For
×
8 configuration, DM function will be disabled when RDQS function is enabled by EMRS.
In
×
16 configuration, UDM controls upper byte (DQ8 to DQ15) and LDM controls lower byte (DQ0 to DQ7). In this
datasheet, DM represents UDM and LDM.
DQ (input/output pins)
Bi-directional data bus.
DQS, /DQS UDQS, /UDQS, LDQS, /LDQS (input/output pins)
Output with read data, input with write data for source synchronous operation. Edge-aligned with read data,
centered in write data. Used to capture write data. /DQS can be disabled by EMRS.
In
×
16 configuration, UDQS, /UDQS and LDQS, /LDQS control upper byte (DQ8 to DQ15) and lower byte (DQ0 to
DQ7). In this datasheet, DQS represents UDQS and LDQS, /DQS represents /UDQS and /LDQS.
RDQS, /RDQS (output pins)
Differential Data Strobe for READ operation only. DM and RDQS functions are switch able by EMRS. These pins
exist only in
×
8 configuration. /RDQS output will be disabled when /DQS is disabled by EMRS
.
ODT (input pins)
ODT (On Die Termination control) is a registered high signal that enables termination resistance internal to
the DDR2 SDRAM. When enabled, ODT is only applied to each DQ, DQS, /DQS, RDQS, /RDQS and DM signal for
×
8 configurations. For
×
16 configuration, ODT is applied to each DQ, UDQS, /UDQS, LDQS, /LDQS, UDM, and
LDM signal. The ODT pin will be ignored if the Extended Mode Register (EMRS) is programmed to disable ODT.
Any time the EMRS enables the ODT function; ODT may not be driven high until eight clocks after the EMRS has
been enabled.
VDD, VSS, VDDQ, VSSQ (power supply)
VDD and VSS are power supply pins for internal circuits. VDDQ and VSSQ are power supply pins for the output
buffers.
VDDL and VSSDL (power supply)
VDDL and VSSDL are power supply pins for DLL circuits.
VREF (Power supply)
SSTL_18 reference voltage: (0.50
±
0.01)
×
VDDQ
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDE5116AJBG | 512M bits DDR2 SDRAM |
| EDE5116AJBG-6E-E | 512M bits DDR2 SDRAM |
| EDE5116AJBG-8E-E | 512M bits DDR2 SDRAM |
| EDE702 | Serial LCD Interface IC |
| EDI8808CB | HIGH SPEED, LOW POWER 64K MONOLITHIC SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDE5108AJSE | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5108AJSE-6E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5108AJSE-8E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5108GASA | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR-II SDRAM |
| EDE5108GASA-4A-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR-II SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。