參數資料
型號: DV164136
廠商: Microchip Technology
文件頁數: 82/107頁
文件大?。?/td> 0K
描述: DEVELOPMENT KIT FOR PIC18
產品培訓模塊: PIC18 J Series MCU Overview
標準包裝: 1
系列: PIC®
類型: MCU
適用于相關產品: PIC18F8722,PIC18F87J11
所含物品: 板,線纜,CD,PICkit? 3 個編程器,電源
產品目錄頁面: 659 (CN2011-ZH PDF)
相關產品: PIC18F87J11-I/PT-ND - IC PIC MCU FLASH 64KX16 80TQFP
PIC18F87J11T-I/PTTR-ND - IC PIC MCU FLASH 64KX16 80TQFP
PIC18F8722T-E/PT-ND - IC PIC MCU FLASH 64KX16 80TQFP
PIC18F8722-E/PT-ND - IC PIC MCU FLASH 64KX16 80TQFP
PIC18F8722T-I/PT-ND - IC PIC MCU FLASH 64KX16 80TQFP
PIC18F8722-I/PT-ND - IC PIC MCU FLASH 64KX16 80TQFP
PIC18F87J11 FAMILY
DS39778E-page 76
2007-2012 Microchip Technology Inc.
6.3
Data Memory Organization
The data memory in PIC18 devices is implemented as
static RAM. Each register in the data memory has a
12-bit address, allowing up to 4096 bytes of data
memory. The memory space is divided into as many as
16 banks that contain 256 bytes each. The
PIC18F87J11 family implements all available banks
and provide 3936 bytes of data memory available to the
user. Figure 6-7 shows the data memory organization
for the devices.
The data memory contains Special Function Registers
(SFRs) and General Purpose Registers (GPRs). The
SFRs are used for control and status of the controller
and peripheral functions, while GPRs are used for data
storage and scratchpad operations in the user’s
application. Any read of an unimplemented location will
read as ‘0’s.
The instruction set and architecture allow operations
across all banks. The entire data memory may be
accessed by Direct, Indirect or Indexed Addressing
modes. Addressing modes are discussed later in this
section.
To ensure that commonly used registers (select SFRs
and select GPRs) can be accessed in a single cycle,
PIC18 devices implement an Access Bank. This is a
256-byte memory space that provides fast access to
select SFRs and the lower portion of GPR Bank 0 with-
provides a detailed description of the Access RAM.
6.3.1
BANK SELECT REGISTER
Large areas of data memory require an efficient
addressing scheme to make rapid access to any
address possible. Ideally, this means that an entire
address does not need to be provided for each read or
write operation. For PIC18 devices, this is accom-
plished with a RAM banking scheme. This divides the
memory space into 16 contiguous banks of 256 bytes.
Depending on the instruction, each location can be
addressed directly by its full 12-bit address, or an 8-bit
low-order address and a 4-bit Bank Pointer.
Most instructions in the PIC18 instruction set make use
of the Bank Pointer, known as the Bank Select Register
(BSR). This SFR holds the 4 Most Significant bits of a
location’s address. The instruction itself includes the
8 Least Significant bits. Only the four lower bits of the
BSR are implemented (BSR<3:0>). The upper four bits
are unused; they will always read ‘0’ and cannot be
written to. The BSR can be loaded directly by using the
MOVLB
instruction.
The value of the BSR indicates the bank in data mem-
ory. The 8 bits in the instruction show the location in the
bank and can be thought of as an offset from the bank’s
lower boundary. The relationship between the BSR’s
value and the bank division in data memory is shown in
Since up to 16 registers may share the same low-order
address, the user must always be careful to ensure that
the proper bank is selected before performing a data
read or write. For example, writing what should be
program data to an 8-bit address of F9h while the BSR
is 0Fh, will end up resetting the Program Counter.
While any bank can be selected, only those banks that
are actually implemented can be read or written to.
Writes to unimplemented banks are ignored, while
reads from unimplemented banks will return ‘0’s. Even
so, the STATUS register will still be affected as if the
operation was successful. The data memory map in
Figure 6-7 indicates which banks are implemented.
In the core PIC18 instruction set, only the MOVFF
instruction fully specifies the 12-bit address of the
source and target registers. This instruction ignores the
BSR completely when it executes. All other instructions
include only the low-order address as an operand and
must use either the BSR or the Access Bank to locate
their target registers.
Note:
The operation of some aspects of data
memory are changed when the PIC18
extended instruction set is enabled. See
for more
information.
相關PDF資料
PDF描述
GBM25DCWT CONN EDGECARD 50POS DIP .156 SLD
GCM24DCTN CONN EDGECARD 48POS DIP .156 SLD
1435863-2 PATCHCORD CAT6 YLW/YLW BOOT 2'
1435862-2 PATCHCORD CAT6 RED/RED BOOT 2'
V48C5T50BF3 CONVERTER MOD DC/DC 5V 50W
相關代理商/技術參數
參數描述
DV164139 功能描述:開發(fā)板和工具包 - PIC / DSPIC Lo PIn Count USB Dev Kit (w/PICkit 3) RoHS:否 制造商:Microchip Technology 產品:Starter Kits 工具用于評估:chipKIT 核心:Uno32 接口類型: 工作電源電壓:
DV17K3225T 制造商:SEI Stackpole Electronics Inc 功能描述:- Tape and Reel 制造商:SEI Stackpole Electronics Inc 功能描述:Var MOV 17VAC/22VDC 100A 27V 3225 SMD T/R
DV17K4032T 制造商:SEI Stackpole Electronics Inc 功能描述:VAR 17VAC 22VDC 250A 27V 4032 SMD - Tape and Reel 制造商:SEI Stackpole Electronics Inc 功能描述:Var MOV 17VAC/22VDC 250A 27V 4032 SMD T/R
DV18-145MB-3K 功能描述:端子 PIN -DSC 22-18 145X032 VYL RED RoHS:否 制造商:AVX 產品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點電鍍:Tin over Nickel 觸點材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp
DV18-145M-C 功能描述:端子 MALE BLADE ADAPT RoHS:否 制造商:AVX 產品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點電鍍:Tin over Nickel 觸點材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp