- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376994 > DSD1702E ENHANCED MULTIFORMAT, DELTA-SIGMA, AUDIO DIGITAL-TO-ANALOG CONVERTER PDF資料下載
參數(shù)資料
| 型號(hào)： | DSD1702E |
| 英文描述： | ENHANCED MULTIFORMAT, DELTA-SIGMA, AUDIO DIGITAL-TO-ANALOG CONVERTER |
| 中文描述： | 增強(qiáng)的多格式，Δ-Σ，音頻數(shù)字模擬轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 18/28頁(yè) |
| 文件大?。?/td> | 417K |
| 代理商： | DSD1702E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
DSD1702
SLES005A
–
JUNE 2001
–
REVISED FEBRUARY 2002
18
www.ti.com
register definitions (continued)
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 21
0
IDX6
IDX5
IDX4
IDX3
IDX2
IDX1
IDX0
RSV
RSV
RSV
RSV
RSV
RSV
RSV
RSV
User cannot write register 21. All RSV bits [B7:B0] must be set to 0.
IDX[6:0] Register Index
Register 21: 10101
B
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 22
0
IDX6
IDX5
IDX4
IDX3
IDX2
IDX1
IDX0
SRST
RSV
DSD
DFLT1
DFLT0
AZRO
ZREV
DREV
DREV Output Phase Select
:PCM/DSD Mode
Default value: 0
DREV = 0
DREV = 1
Normal output (default)
Inverted output
The DREV bit is output analog signal phase control.
ZREV Zero Flag Polarity Select
:PCM Mode
Default value: 0
ZREV = 0
ZREV = 1
Zero flag pins HIGH at a zero detect (default)
Zero flag pins LOW at a zero detect
The ZREV bit allows the user to select the polarity of zero flag pins.
AZRO Zero Flag Output Pin Select
:PCM Mode
Default value: 0
AZRO = 0
When ZREV=0, ZEROL and ZEROR pin of each channel goes to HIGH when each channel is continuously
zero data. (default)
When ZREV=1, ZEROL and ZEROR pin of each channel goes to LOW when each channel is continuously
zero data.
When ZREV=0, ZEROR pin goes to HIGH when both L and R channels are continuously zero at the same
time. ZEROL pin stays in LOW state.
When ZREV=1, ZEROR pin goes to LOW when both L and R channels are continuously zero at the same
time. ZEROL pin stays in LOW state.
AZRO = 1
The AZRO bit allows the user to select output form of zero flag pins.
DFLT[1:0] DSD Filter Select
:DSD Mode
Default value: 0
DFLT[1:0]
00
01
10
11
DSD Filter Select
Filter-1 (default
Filter-2
Filter-3
Reserved
The DFLT[1:0] bits allow the user to select the DSD filter from three kind of filters.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSD1702 | ENHANCED MULTIFORMAT, DELTA-SIGMA, AUDIO DIGITAL-TO-ANALOG CONVERTER |
| DSD1794DBR | 24-BIT, 192-kHz SAMPLING, ADVANCED SEGMENT, AUDIO STRRO DIGITAL-TO-ALALOG CONVERTER |
| DSD2410 | |
| DSD2425 | |
| DSD2450 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSD1702E/2K | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 2 CH Enh Mlt-Format D-S DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| DSD1702E/2KG4 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 2 CH Enh Mlt-Format D-S DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| DSD1702EG4 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 2CH Enh Multi-Format Delta-Sigma Aud RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| DSD1751DBQ | 制造商:Texas Instruments 功能描述: |
| DSD1791 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:24 BIT 192 KHZ SAMPLING ADVANCED SEGMENT AUDIO STEREO DIGITAL TO ANALOG CONVERTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。