- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97866 > DS21348GN (DALLAS SEMICONDUCTOR) DATACOM, PCM TRANSCEIVER, BGA49 PDF資料下載
參數(shù)資料
| 型號(hào)： | DS21348GN |
| 廠商： | DALLAS SEMICONDUCTOR |
| 元件分類： | Digital Transmission Interface |
| 英文描述： | DATACOM, PCM TRANSCEIVER, BGA49 |
| 封裝： | CABGA-49 |
| 文件頁(yè)數(shù)： | 24/44頁(yè) |
| 文件大?。?/td> | 1078K |
| 代理商： | DS21348GN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
MAX8660/MAX8660A/MAX8660B/MAX8661
High-Efficiency, Low-IQ, PMICs with Dynamic
Voltage Management for Mobile Applications
30
REG3/REG4 Enable (EN34, EN3, EN4)
REG3 and REG4 have independent I2C enable bits
(EN3, EN4) and a shared hardware-enable input
(EN34). As shown in Figure 5, the EN34 hardware-
enable input is logically ORed with the I2C enable bits.
Table 6 is the truth table for the V3/V4 enable logic.
Note that to achieve a pure I2C enable/disable, connect
EN34 to ground. Similarly, to achieve a pure hardware
enable/disable, leave the I2C enable bits at their default
value (EN3 = EN4 = 0 = off); V3 and V4 cannot be inde-
pendently enabled/disabled using only hardware.
Note: A low MR drives RSO low and returns the I2C
registers to their default values: EN3 = 0 and EN4 = 0.
Power Modes
The MAX8660/MAX8661 provide numerous enable sig-
nals (Table 5) and support any combination for enabling
and disabling their supplies with these signals. Table 7
shows several power modes defined for PXA3xx
processors along with their corresponding MAX8660/
MAX8661 quiescent operating currents.
Power-Up and Power-Down Timing
Figure 6 shows the power-up sequence for the Marvell
PXA3xx family of processors. In general, the supplies
should power up in the following order:
1) POWER-UP: V8
V5 V1 and V2 V3 and V4
2) REG6 and REG7 typically power external card slots
and can be powered up and down based on appli-
cation requirements.
Note that the Marvell PXA3xx processor controls
EN1/EN2/EN5 with the same
SYS_EN signal, yet Marvell’s
timing diagrams show that V5 is supposed to power up
before V1 and V2. Because of the PXA3xx family’s timing
parameters, most systems connect EN1/EN2/EN5
together and drive them with
SYS_EN. When powering
up, this connection ensures that V5 powers up before
V1 and V2 (only when V5 is powered from IN).
Marvell PXA3xx Power
Configuration Register (PCFR)
The MAX8660/MAX8661 comply with the Marvell
PXA3xx power I2C register specifications. This allows
the PMIC to be used along with the processor with little-
to-no software development. As shown in Table 9, there
are many I2C registers, but since the processor auto-
matically updates the PMIC through its power I2C inter-
face, only the REG6 and REG7 enable bits need be
programmed to fully utilize the PMIC.
The Marvell PXA3xx processor contains a power man-
agement unit general configuration register (PCFR).
The default values of this register are compliant with the
MAX8660/MAX8661. However, wake-up performance
can be optimized using this register:
The PCFR register contains timers for the
SYS_DEL
and
PWR_DEL timing parameters as shown in Figure
6. Each timer defaults to 125ms. When using the
MAX8660/MAX8661, these timers may be shortened to
2ms to speed up the overall system wake-up delay.
Enabling the “shorten wake-up delay” function
(SWDD bit) bypasses the
SYS_DEL and PWR_DEL
timers and uses voltage detectors on the Marvell
PXA3xx processor to optimize the overall system
wake-up delay.
Figure 5. V3/V4 Enable Logic
EN34
SDA
SCL
PV4
PV3
ON
REG4
PG4
LX4
EN3
EN4
BATT
V4
(VCC_SRAM)
ON
REG3
I2C
PG3
LX3
BATT
V3
(VCC_APPS)
Table 6. Truth Table for V3/V4 Enable Logic
HARDWARE INPUT
I2C BITS
EN34
EN3
EN4
V3
V4
0
0 (default)
OFF
0
1
OFF
ON
0
1
0
ON
OFF
X1
1
ON
1X
X
ON
X = Don’t care.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS21348T | DATACOM, PCM TRANSCEIVER, PQFP44 |
| DS21348TN | DATACOM, PCM TRANSCEIVER, PQFP44 |
| DS21348G | DATACOM, PCM TRANSCEIVER, BGA49 |
| DS21Q348N | DATACOM, PCM TRANSCEIVER, PBGA144 |
| DS21Q348 | DATACOM, PCM TRANSCEIVER, PBGA144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS21348GN+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V E1/T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21348GNB | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21348GN-C01 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V E1/T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21348T | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V E1/T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21348T+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V E1/T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。