- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382924 > DAC1627D1G25HN (NXP Semiconductors N.V.) Dual 16-bit DAC, up to 1.25 Gsps; 2x 4x and 8x interpolating PDF資料下載
參數(shù)資料
| 型號： | DAC1627D1G25HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Dual 16-bit DAC, up to 1.25 Gsps; 2x 4x and 8x interpolating |
| 封裝： | DAC1627D1G25HN/C1<SOT813-3 (HVQFN72)|<<http://www.nxp.com/packages/SOT813-3.html<1<Always Pb-free,; |
| 文件頁數(shù)： | 23/69頁 |
| 文件大小： | 1677K |
| 代理商： | DAC1627D1G25HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
DAC1627D1G25
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Objective data sheet
Rev. 1 — 29 April 2011
23 of 69
NXP Semiconductors
DAC1627D1G25
Dual 16-bit DAC: up to 1.25 Gsps; x2, x4 and x8 interpolating
10.7.3
CDI mode 2 (x8 interpolation)
CDI mode 2 (
×
8 interpolation) is required when the LVDS DDR clock is half the maximum
CDI frequency or less.
Table 14
shows examples of applications using an internal PLL or
an external clock for the DAC core.
[1]
Bits CDI_MODE[1:0] of register MISC_CNTRL (see
Table 89
).
[2]
Bits INTERPOLATION[1:0] of register TXCFG (see
Table 25
).
[3]
If SSBM is used, see bits NCO_ON and MODULATION[2:0] of register TXCFG (see
Table 25
).
[4]
Pins CLKP and CLKN (see
Figure 2
).
[5]
Bit PLL_PD of register PLLCFG (see
Table 26
).
[6]
Bits PLL_DIV[1:0] of register PLLCFG (see
Table 26
).
10.8 FIR filters
The DAC1627D1G25 integrates three selectable Finite Impulse Response (FIR) filters
which enable the use of the device with
×
2,
×
4 or
×
8 interpolation rates. All three
interpolation FIR filters have a stop-band
attenuation of at least 80 dBc and a pass-band
ripple of less than 0.0005 dB.
Table 15
shows the coefficients of the interpolation filters.
Table 14.
LVDS DDR
rate (MHz)
CDI mode 2: operating modes examples
I rate;
Q rate
(Msps)
CDI
mode
[1]
FIR mode
[2]
SSBM
rate
[3]
(Msps)
DAC rate
(Msps)
PLL configuration
PLL
status
[5]
DAC input
clock
[4]
(MHz)
125
1000
PLL
divider
[6]
125
125
125
125
2
2
×
8
×
8
1000
1000
1000
1000
enabled
disabled
4
n.a.
Fig 16. First stage half-band filter response
NF (fs)
0
0.5
0.4
0.2
0.3
0.1
001aao039
magnitude
(dB)
0
-100
-20
-40
-80
-60
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAN2222E | SWITCHING DIODE |
| DCX100NS | 100mA DUAL COMPLEMENTARY PRE-BIASED TRANSISTORS |
| DCX100NS-7 | 100mA DUAL COMPLEMENTARY PRE-BIASED TRANSISTORS |
| DCX114EH-7 | COMPLEMENTARY NPN/PNP PRE-BIASED SMALL SIGNAL SOT-563 DUAL SURFACE MOUNT TRANSISTOR |
| DCX114TH-7 | COMPLEMENTARY NPN/PNP PRE-BIASED SMALL SIGNAL SOT-563 DUAL SURFACE MOUNT TRANSISTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC1627D1G25HN/C1, | 功能描述:調(diào)節(jié)器/解調(diào)器 DUAL 16b 1.25GSPS to 1.25 Gsps RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel |
| DAC1627D1G25HN/C1,551 | 功能描述:調(diào)節(jié)器/解調(diào)器 Dual 16-bit DAC, up to 1.25 Gsps RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel |
| DAC1627D1G25HN-C1 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC1627D1G25HN-C18 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN72 - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。