- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382924 > DAC1627D1G25HN (NXP Semiconductors N.V.) Dual 16-bit DAC, up to 1.25 Gsps; 2x 4x and 8x interpolating PDF資料下載
參數(shù)資料
| 型號(hào)： | DAC1627D1G25HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Dual 16-bit DAC, up to 1.25 Gsps; 2x 4x and 8x interpolating |
| 封裝： | DAC1627D1G25HN/C1<SOT813-3 (HVQFN72)|<<http://www.nxp.com/packages/SOT813-3.html<1<Always Pb-free,; |
| 文件頁數(shù)： | 17/69頁 |
| 文件大?。?/td> | 1677K |
| 代理商： | DAC1627D1G25HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
DAC1627D1G25
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Objective data sheet
Rev. 1 — 29 April 2011
17 of 69
NXP Semiconductors
DAC1627D1G25
Dual 16-bit DAC: up to 1.25 Gsps; x2, x4 and x8 interpolating
10.4.4
Input port formatting
The LVDS DDR input bus multiplexes two 16-bit streams. The LVDS receiver block
demultiplexes these two streams.
The two streams can carry two data formats:
Folded
Interleaved
The data format block is in charge of the data format adaptation (see
Figure 9
).
The DAC1627D1G25 can correctly decode the input stream using bit IQ_FORMAT of
register LD_CNTRL (see
Table 88
), because it can determine which format is used on the
LVDS DDR bus.
Table 10
shows the format mapping between the LVDS input data and the data sent to the
two DAC channels depending on the data format selected.
Table 10.
Data format
interleaved format (IQ_FORMAT = 1)
folded format (IQ_FORMAT = 0)
Fig 8.
LVDS DDR receiver mapping LDAB SWAP = 1
001aan394
A0
B0
A1
B1
A2
B2
A3
B3
LVDS
RECEIVER
LD[15..0]P/N
LCLKP/N
PA[15..0]
PB[15..0]
LCLK
B0
B1
to DAC A
to DAC B
B2
B3
A0
A1
A2
A3
Fig 9.
LVDS DDR data formats
001aan395
A0
B0
A1
B1
A2
B2
A3
B3
LVDS
RECEIVER
LD[15..0]P/N
LCLKP/N
PA[15..0]
PB[15..0]
LCLK
DATA
FORMAT
A0
A1
A2
A3
B0
B1
B2
B3
I0
I1
to DAC A
to DAC B
I2
I3
Q0
Q1
Q2
Q3
Folded and interleaved format mapping
Data bit mapping
In[15..0] = An[15..0]; Qn[15..0] = Bn[15..0]
In[15..8] = An[15..8]; In[7..0] = Bn[15..8]
Qn[15..8] = An[7..0]; Qn[7..0] = Bn[7..0]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAN2222E | SWITCHING DIODE |
| DCX100NS | 100mA DUAL COMPLEMENTARY PRE-BIASED TRANSISTORS |
| DCX100NS-7 | 100mA DUAL COMPLEMENTARY PRE-BIASED TRANSISTORS |
| DCX114EH-7 | COMPLEMENTARY NPN/PNP PRE-BIASED SMALL SIGNAL SOT-563 DUAL SURFACE MOUNT TRANSISTOR |
| DCX114TH-7 | COMPLEMENTARY NPN/PNP PRE-BIASED SMALL SIGNAL SOT-563 DUAL SURFACE MOUNT TRANSISTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC1627D1G25HN/C1, | 功能描述:調(diào)節(jié)器/解調(diào)器 DUAL 16b 1.25GSPS to 1.25 Gsps RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel |
| DAC1627D1G25HN/C1,551 | 功能描述:調(diào)節(jié)器/解調(diào)器 Dual 16-bit DAC, up to 1.25 Gsps RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel |
| DAC1627D1G25HN-C1 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC1627D1G25HN-C18 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN72 - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。